L4 *eXperimental* Kernel Reference Manual

Version X.2

System Architecture Group Dept. of Computer Science Universität Karlsruhe (L4Ka Team) 14spec@14ka.org

Document Revision 5 June 4, 2004

Copyright © 2001–2004 by System Architecture Group, Department of Computer Science, Universität Karlsruhe.

THIS SPECIFICATION IS PROVIDED "AS IS" WITHOUT ANY WARRANTIES, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OF ANY PROPOSAL, SPECIFI-CATION OR SAMPLE.

Permission to copy and distribute verbatim copies of this specification in any medium for any purpose without fee or royalty is hereby granted. No right to create modifications or derivates is granted by this license. The L4Ka Team may make changes to this specification at any time, without notice. The latest revision of this document is available at http://l4ka.org/.

Contents

Ab	out This Manual	vii
	Introductory Remarks	vii
	Understanding This Document	V111
	Using the API	IA X
	Revision History	xi
1	Basic Kernel Interface	1
-	1.1 Kernel Interface Page	2
	1.2 KernelInterface	7
	1.3 Virtual Registers	11
2	Threads	13
	2.1 ThreadId	14
	2.2 Thread Control Registers (TCRs)	16
	2.3 EXCHANGEREGISTERS	18
	2.4 THREADCONTROL	22
3	Scheduling	25
	3.1 Clock	26
	3.2 SystemClock	27
	3.3 Time	28
	3.4 ThreadSwitch	30
	3.5 SCHEDULE	31
	3.6 Preempt Flags	34
4	Address Spaces and Mapping	35
	4.1 Fpage	36
	4.2 UNMAP	38
	4.3 SpaceControl	41
5	IPC	45
5	5.1 Messages And Message Registers (MRs)	43
	5.2 MapItem	51
	5.3 GrantItem	53
	5.4 StringItem	54
	5.5 String Buffers And Buffer Registers (BRs)	57
	5.6 IPC	59
6	Miscellaneous	67
Ŭ	6.1 ExceptionHandler	68
	6.2 Cop Flags	69
	6.3 ProcessorControl	70
	6.4 MemoryControl	72
7	Dustagela	75
/	7.1 Thread Start Protocol	76
	7.2 Interrupt Protocol	77
	7.3 Pagefault Protocol	78
	7.4 Preemption Protocol	79
	7.5 Exception Protocol	80
	7.6 Sigma0 RPC protocol	81
	7.7 Generic Booting	84

Α	IA-3	2 Interface 87
	A.1	Virtual Registers
	A.2	Systemcalls
	A.3	Kernel Features
	A.4	IO-Ports
	A.5	Space Control
	A.6	Cacheability Hints
	A.7	Memory Attributes
	A.8	Exception Message Format
	A.9	Processor Mirroring
	A.10	Booting
р	τ	4 Interface 102
В	IA-0	4 Interface 103
	\mathbf{D} . I	Viltual Registers 104 DAL and SAL Access 106
	D.2 B 3	TAL and SAL Access 100 Systemcalls 107
	В.3 В.4	PCI Configuration Space 112
	B 5	Cacheability Hints
	B.6	Memory Attributes
	B.7	Memory Descriptors
	B.8	Exception Message Format
	2.0	
С	Pow	erPC Interface 117
	C.1	Virtual Registers
	C.2	Systemcalls
	C.3	Memory Attributes
	C.4	Exception Message Format
	C.5	Processor Mirroring
	C.6	Booting
-		
D	Pow	erPC64 Interface 129
	D.1	Virtual Registers
	D.2	Systemcalls
	D.3	Memory Attributes 13/ Exception Memory Except 128
	D.4	Exception Message Format
	D.5	booming
Е	Alpł	na Interface 141
-	E.1	Virtual Registers
	E.2	Systemcalls
	E.3	Booting
F	MIP	S-64 Interface 149
	F.1	Virtual Registers
	F.2	Systemcalls
	F.3	Memory Attributes
	F.4	Exception Message Format
	F.5	Booting
C		
G		Jo4 Interface 101
	G.1	
	G.2	IO Dorts 170
	0.3 G 4	10-10118
	G.4	Memory Attributes 172
	G.5	Freention Message Format 172
	G.0	Processor Mirroring 174
	G.8	Booting
	0.0	200mg
Н	SPA	RC v9 Interface 177
	H.1	Virtual Registers
	H.2	Systemcalls

Ι	ARM Interface	185
	I.1 Virtual Registers	. 186
	I.2 Systemcalls	. 188
	I.3 Memory Attributes	. 191
	I.4 Space Control	. 192
	I.5 Exception Message Format	. 193
	I.6 Booting	. 194
J	Generic BootInfo	195
	J.1 Generic BootInfo	. 196
	J.2 BootInfo Records	. 198
К	Development Remarks	201
	K.1 Exception Handling	201
Та	ible of Procs, Types, and Constants	203
In	dex	211

CONTENTS

About This Manual

Introductory Remarks

Purpose of This Document

This L4 Reference Manual serves as defining document for all L4 APIs and ABIs. Primarily, it addresses L4 microkernel implementors as API/ABI suppliers and code-generator or library implementors as API/ABI users. The reference manual assumes intimate knowledge of basic L4 concepts and hardware architecture. Its key point is precise definition, not explanation and illustration. The

L4 System Programmer's Manual

is intended to support programmers using L4. It explains and illustrates fundamental concepts and describes in more detail how (and why) to use which function, etc.

Maintainers

The document is maintained by the following members of the L4Ka Team:

- Uwe Dannowski (ud3@ira.uka.de)
- Joshua LeVasseur (jtl@ira.uka.de)
- Espen Skoglund (esk@ira.uka.de)
- Volkmar Uhlig (volkmar@ira.uka.de)

Credits

This manual is based on a final draft by **Jochen Liedtke**. It reflects his outstanding work on the L4 microkernel and systems research in general. Only his vision of system design made this work possible. Jochen defined the state of the art of microkernel design for nearly a decade. We thank him for his support and try to continue the work in his spirit.

Helpful contributions for improving this reference manual and the L4 interface came from many persons, in particular from Alan Au, Marcus Brinkmann, Kevin Elphinstone, Bryan Ford, Andreas Haeberlen, Hermann Härtig, Gernot Heiser, Michael Hohmuth, Trent Jaeger, Jork Löser, Frank Mehnert, Yoonho Park, Marc Salem, Carl van Schaik, Sebastian Schönberg, Cristan Szmajda, Harvey Tuch, Marcus Völp, Neal Walfield, Adam Wiggins, Simon Winwood, and Jean Wolter.

Document History

draft by Jochen Liedtke	??/?? - 06/01
review by L4Ka Team	06/01 - 09/01
L4 developers review	Q4/01
release	01/02

Understanding This Document

This L4 Reference Manual defines the generic API for all 32-bit and 64-bit machines. As such, the generic reference manual is independent of specific processor architectures. It is complemented by processor-specific ABI specifications. Some of them can be found in the appendix of this document.

In this document, we differentiate between Logical Interface, Generic Binary Interface, Generic Programming Interface, face, Convenience Programming Interface and Processor-specific Binary Interface.

Logical Interface The logical interface defines all concepts and logical objects such as system-call operations, logical data objects, data types and their semantics. Altogether, they form the logical L4 API.

Generic Binary Interface

Binary representations of most data types and generic data objects are defined independently of specific processors (although there are two different versions, one for 32-bit and a second one for 64-bit processors). Both versions together form the generic binary interface of L4.

From a purist point of view, logical interface plus generic binary interface could be regarded as a complete specification of the hardware-independent L4 microkernel interface. However, for ease-of-use and standardization reasons, the mentioned two fundamental interfaces are complemented by two more interface classes:

Generic Programming Interface

The generic programming interface defines the objects of the logical interface and the generic binary interface as pseudo C++ classes. The language bindings for regular C is for the most part identical to C++. For the cases where the C language causes function naming conflicts, the C version of the function name is given in brackets.

For the time being, only the C and C++ versions of the API are specified. The concrete syntax of other language interfaces will be left open. Later on, all language bindings will be included in the generic programming interface.

Convenience Programming Interface

This interface is not part of the L4 microkernel specification in the strict sense. All of its data types and procedures can be implemented using the generic programming interface. Strictly speaking, it is an interface on top of the microkernel that makes the most common operations more easily usable for the programmer.

It is important to understand that convenience and ease-of-use, not completeness, is the criterion for this interface. The convenience programming interface supports programmers by offering operations that together cover about 95% of the required microkernel functionality. For the remaining 5%, the programmer has to use the basic (not so convenient) operations of the generic programming interface.

Obviously, the convenience programming interface is not mandatory. Consequently, from a minimalist point of view, there is no need to include it in the generic L4 specification.

Nevertheless, for reasons of standardization and thus portability of software, every complete L4 language binding has to include the entire convenience programming interface.

Implementation remark: Although the convenience interface *can* be completely implemented on top of the generic programming interface, i.e., processor independently, the implementor of the convenience interface *may* implement it hardware-dependently and thus incorporate any optimization that becomes possible through a specific processor-specific binary interface.

The last interface class is not part of the generic L4 API specification.

Processor-specific Binary Interface

Defines the processor-specific binary interface.

Notation

Basic Data Types

This reference manual describes the L4 API and ABI for both 32-bit and 64-bit processors. The data type Word denotes a 32-bit unsigned integer on a 32-bit processor and a 64-bit unsigned integer on a 64-bit processor. Word64, Word32, and Word16 denote 64, 32, and 16-bit words independent of the processor type.

Privileged Threads

Some system calls can only be executed by privileged threads. Any thread belonging to the same address space as one of the initial threads created by the kernel upon boot-time (see page 84) are treated as privileged.

Bit Fields

 \sim

 \equiv

Bit-field lengths are denoted as subscripts (i/j) where *i* relates to a 32-bit processor and *j* to a 64-bit processor. Bit-field subscripts (i) specify bit fields that have the same size for both 32-bit and 64-bit processors. Byte offsets are given as $\pm i/\pm j$ for 32-bit and 64-bit processors. If all bit-fields of a specified word only adds up to 32 bits, the remaining upper 32 bits on 64-bit processors are *undefined* or *ignored*.

Undefined, Ignored, and Unchanged



Input parameters or bit fields can be specified as *ignored*, denoted by –. Such parameters or fields can hold any value without affecting the invoked service. – is also used to define bit fields that are available for additional information. For example, fpage denotations contain some ignored bits that are used for access control bits in some system calls.

In processor-specific interfaces, registers are sometimes defined to be unchanged. This is denoted by \equiv .

Upward Compatibility

The following holds for future API versions and sub-versions that are specified as *upward-compatible* to the current version.

Output parameters and bit fields.

Fields currently defined as undefined (\sim) may be specified as defined. Such newly defined fields will only deliver additional information. They can be ignored if the system call is used exactly like specified in the current API.

Input parameters and bit fields.

Fields currently defined as ignored (–) may be specified as defined. However, the content of such fields will be only relevant for newly defined features. Such fields will be ignored if a system call is used with the "old" semantics specified in this API.

Using the API

Naming

A programmer can use all function, type, and constant definitions defined in the generic and convenience programming interfaces throughout this manual. All definitions must, however, be prefixed with the string "L4_" and type names must contain the "_t" suffix (e.g., use "L4_Ipc ()" and "L4_MsgTag_t" rather than "Ipc ()" and "MsgTag"). The interfaces are currently only defined for C++ and C. In some cases the naming used for function names causes conflicts in the C language. These conflicts must be resolved using the alternative name specified in brackets after the function definition.

Include Files

The relevant include files containing the required definitions and declarations are specified in the beginning of the generic and convenience interface sections. In general there is one include file for each chapter in the manual. If only the basic L4 data types are needed they can be included using <l4/types.h>.

Revision History

Revision 1

Intial revision.

Revision 2

- Clarified the specification of the kernel-interface page and kernel configuration page magic.
- UntypedWords and StringItems Acceptor constants collided with function UntypedWords(MsgTag) and StringItems(MsgTag) function declaration. Renamed to UntypedWordsAcceptor and StringItemsAcceptor.
- Changed kernel ids for L4Ka kernels.
- Fixed return types for operators on the Time type.
- Changed wrx access rights in fpages to rwx. Also changed WRX reference bits in fpages returned from UNMAP system call to RWX.
- Renamed Put functions operating on MsgBuffer to Append.
- Address space deletion is now performed by deleting the last thread of an AS. This makes creation and deletion symmetrical (via ThreadControl). Before, all threads but the last were deleted by ThreadControl, and the last by SpaceControl.
- Added functions for creating ThreadIDs and for retrieving version and thread numbers from them. Fixed size of MyLocalId and MyGlobalId TCRs.
- Specified that the first three thread version numbers available for user threads are dedicated to σ_0 , σ_1 , and root task respectively.
- Changed the encoding of μ in the magic field of the KIP back to 0xE6 to be compatible with previous versions of the kernel.
- Changed memory descriptors (e.g., dedicated memory) in the kernel-interface page and kernel configuration page to use an array of typed descriptors instead of a static number of predefined ones.
- Added an appendix for the PowerPC interface.
- Added Niltag MsgTag constant.
- Decreased size of MsgBuffer structure to 32.
- Changed single Fpage& argument of Unmap() and Flush() into pass by value.
- Changed the ia32 kernel feature string "small" to "smallspaces".
- Added appendix for the ia64 interface.
- Changed the ia32 IPC and LIPC ABI to be better suitable for common hardware featuring sysenter/sysexit and gcc.
- Added ProcDesc convenience functions.
- Specified which include files to use for the various parts of the API.
- Allow privileged threads to access ia32 Model-Specific Registers.
- Changed the ia64 ABI for system-call links and the IPC and LIPC system-calls.
- The UTCB location of a new thread is now explicitly specified by a parameter to the THREADCONTROL system-call.
- Added C versions of conflicting function names.

- Added a number of convenience functions for fpages, map items, grant items, string items and kernel interface page fields.
- Added description of the send base in map and grant items.
- Changed subversion numbering for Version X.2 and Version 4 API.
- Renamed the XferTimeout TCR to XferTimeouts and split into separate send and receive timeouts.
- Added two thread specific words to each the architecture specific TCR sections. These words are free to be used by, e.g., IDL compilers.
- Changed name of L4Ka kernels to the official name. Added L4Ka::Strawberry.
- Added appendices for Alpha and MIPS64.

Revision 3

- Clarified description of the supplier field in the kernel-interface page.
- Added NumMemoryDescriptors() convenience function.
- Clarified the return value of MemoryDescType() function.
- Fixed faulty specification of Wait_Timeout() and ReplyWait_Timeout().
- Added a new *h*-flag to *control* parameter in the EXCHANGEREGISTERS system-call. The *h*-flag controls whether the resume/halt flag should be ignored or not.
- Changed parameter type of TimePeriod() from "int" to "Word64".
- Fixed typo in specification of the MsgTag input/output IPC parameter.
- Added comment to IPC system-call about the read-once semantics of message registers.
- Added member name "raw" to all L4 types declared as structs.
- Renamed start() and stop() functions to Start() and Stop().
- Describe semantics of undefined UTCB memory regions.
- The first 10 message registers on PowerPC are now defined as backed by physical registers.
- The first 9 message registers on Alpha are now defined as backed by physical registers.
- Fixed MR₀ register allocation for IA32 syscalls and adapted syscalls accordingly.

Revision 4

- Added appendix for AMD64.
- Changed MIPS64 IPC ABI to include 9 message registers.
- Added SYSTEMCLOCK syscall for MIPS64.
- Clarified the fact that an interrupt thread may be the originator thread during IPC propagation.
- Added appendix for SPARC v9.
- The *high* field of memory descriptors now specify the last addressable byte in the memory region.

Revision 5

- The ErrorCode TCR is now a generic placeholder for error descriptions of failed system-calls.
- MEMORYCONTROL now returns a result parameter.
- Defined error codes for various system-calls (EXCHANGEREGISTERS, THREADCONTROL, SCHEDULE, SPACECONTROL, PROCESSORCONTROL and MEMORYCONTROL).
- Defined convenience definitons for error code values.
- Changed the IA32 SYSTEMCLOCK ABI to clobber the EDI register.
- Specify that the KIP area and the UTCB area of an address space must not overlap.
- For the PowerPC system call trap exception IPC, use a message label of -5, and preserve register LR.
- The EXCHANGEREGISTERS system-call can no longer activate an inactive thread.
- The Fpage argument to Set_Rights() is now passed by reference.
- Fixed inconsistencies about the number of available buffer registers.
- Renamed Void to void, Char to char, and bool to Bool.
- The Start() convenience function now aborts any ongoing IPC operations.
- The Unmap() and Flush() convenience functions operating on a single fpage now deliver the status bits of the modified fpage.
- MIPS64 now uses the k0 (\$26) register for holding the UTCB address.
- Added two new memory types for MEMORYCONTROL on MIPS64.
- Added appendix for generic BootInfo.
- Make it clear that it is not possible to activate a thread in an address space which has not been properly configured with SPACECONTROL
- Added appendix for ARM.
- If using a 64 bit kernel, define second 32 bit word of kernel interface page to 0.
- Changed the ABI for the PowerPC system calls UNMAP and MEMORYCONTROL .

ABOUT THIS MANUAL

Chapter 1

Basic Kernel Interface

1.1 Kernel Interface Page [Data Structure]

The kernel-interface page contains API and kernel version data, system descriptors including memory descriptors, and system-call links. The remainder of the page is undefined.

The page is a microkernel object. It is directly mapped through the microkernel into each address space upon address space creation. It is *not* mapped by a pager, can *not* be mapped or granted to another address space and can *not* be unmapped. The creator of a new address space can specify the address where the kernel interface page has to be mapped. This address will remain constant through the lifetime of that address space. Any thread can obtain the address of the kernel interface page through the KERNELINTERFACE system call (see page 7).

L4 version parts							
Supplier	KernelVer	KernelGenDate	KernelId	KernDesc			
~	~	InternalFreq	ExternalFreq	ProcDesc			
	1						
		Memor	ryDesc	MemDescl			
~	Schedule SC	THREADSWITCH SC	SystemClock SC	+F0 / +1			
ExchangeRegisters SC	UNMAP SC	LIPC SC	IPC SC	+E0 / +10			
MEMORYCONTROL pSC	PROCESSORCONTROL <i>pSC</i>	THREADCONTROL <i>pSC</i>	SPACECONTROL <i>pSC</i>	+D0/+12			
ProcessorInfo	PageInfo	ThreadInfo	ClockInfo	+C0 / +1			
ProcDescPtr	BootInfo	~	+B0 / +1				
KipAreaInfo	UtcbInfo	~	+A0 / +1				
~							
~							
~							
	~	<u> </u>		+60 / +0			
,	~	MemoryInfo	~	+50 / +4			
	~	J		+40 / +			
~							
	^	~		+20 / +			
	^	J		+10 / +			
KernDescPtr	API Flags	API Version	0 _(0/32) 'K' 230 '4' 'L				
+C / +18	+8 / +10	+4 / +8	+()			

Version/id number convention: Version/subversion/subsubversion numbers and id/subid numbers with the most significant bit 0 denote official versions/ids and are globally unique through all suppliers. Version/id numbers that have the most significant bit set to 1 denote experimental versions/ids and may be unique only in the context of a supplier.

API Description

API Version	version	(8)	subve	ersion (8)	\sim (16)		
	version subversion						
	0x02			Version 2	2		
	0x83	0x	80	Experime	ental Version X.0		
	0x83	0x	81	Experime	ental Version X.1		
	0x84	re	v	Experime	ental Version X.2 (Revision		
	0x04	re	v	Version 4 (Revision <i>rev</i>)			
API Flags				\sim (28/60)		$ww e \epsilon$	2
ee	= 00: little endian, = 01: big endian.						
ww	= 00 : 32-bit API, = 01 : 64-bit API.						
	 Note that this field can not be used directly to differentiate between little endian and big endian mode since the <i>ee</i> field resides in different bytes for both modes. Furthermore, the offset address of the API Flags is different for 32-bit and 64-bit modes. In summary, a direct inspection of the kernel interface page is not sufficient to securely differentiate between 32/64-bit modes and little/big endian modes. Secure mode detection is enabled through the KERNELINTERFACE system call (see page 7). I delivers the API Flags in a register. 						

System Description

s

ProcessorInfo	s (4)	\sim (12/44)	$processors - 1_{(16)}$

The size of the area occupied by a single processor description is 2^s . Location of description fields for the first processor is denoted by *ProcDescPtr*. Description fields for subsequent processors are located directly following the previous one.

processors

Number of available system processors.

PageInfo

page-size mask (22/54)	\sim (7)	r w x
------------------------	------------	-------

page-size mask

If bit k - 10 of the page-size mask field (bit k of the entire word) is set to 1 hardware and kernel support pages of size 2^k . If the bit is 0 hardware and/or kernel do not support pages of size 2^k . Note that fpages of size 2^k can be used, even if 2^k is no supported hardware page size. Information about supported hardware page sizes is only a performance hint.

r w x Identifies the supported access rights (read, write, execute) that can be set independently of other access rights. A 1-bit signals that the right can be set and reset on a mapped page. For rwx = 010, only write permission could be controlled orthogonally. The processor would implicitly permit read and execute access on any mapped page. For rwx = 111, all three rights could be set and reset independently.

						1		
ThreadInfo	$UserBase_{(12)}$	Sys	$temBase_{(12)}$		$t_{(8)}$			
Number of valid thread-number bits. The thread number field may be larger by $0 \dots t - 1$ are significant for this kernel. Higher bits must all be 0.						be larger but only bits		
UserBase	se Lowest thread number available for user threads (see page 14). The first three thread numbers will be used for the initial thread of σ_0 , σ_1 , and root task respectively (see page 84). The version numbers (see page 14) for these initial threads will equal to one.							
System B	ase							
	Lowest thread number us denote hardware interrup	sed for sys ots.	tem threads (s	ee page	14). Thread n	umbers below this value		
ClockInfo	SchedulePrecision	(16)	Read	Precision	n (16)			
ReadPreci.	Precision Specifies the minimal time difference $\neq 0$ that can be detected by reading the system clock through the SYSTEMCLOCK system call. Basically, this is the precision of the system clock when reading it.							
SchedulePrecision Specifies the maximal jitter (\pm) for a scheduled thread activation based on a vided that no thread of higher or equal priority is active and timer interrupts Precisions are given as time periods (see page 28).				l on a wakeup time (pro- rupts are enabled).				
UtcbInfo	\sim (10/42)	s (6)	a ₍₆₎		m ₍₁₀₎			
S	The minimal <i>area size</i> fo the total number of threa	r an addres ds k to $2^a r$	ss space's UTC $mk \leq 2^s$.	CB area	is 2^s . The size	of the UTCB area limits		
m	UTCB size multiplier.							
a	The UTCB location mus	t be aligne	d to 2^a . The to	otal size	e required for o	one UTCB is $2^a m$.		
KipAreaInfo		\sim (26/58)			s (6)			
s	The size of the kernel interface page area is 2^s .							
BootInfo	Prior to kernel initializat the kernel configuration read the field from the kernel. This is a generic	ion a boot page (see p ernel interf method for	loader can wr bage 84). Post face page. Its r passing syste	ite an ar -initializ value is em infor	bitrary value i zation code, e. neither change mation across	nto the BootInfo field of g., a root server can later ed nor interpreted by the kernel initialization.		

Processor Description

ProcDescPtr	Points to an array containing a description for each system processor. The <i>ProcessorInfo</i> field contains the dimension of the array. <i>ProcDescPtr</i> is given as an address relative to the kernel interface page's base address.
ExternalFreq	External Bus frequency in kHz.
InternalFreq	Internal processor frequency in kHz.

Kernel Description

KernDescPtr Points to a region that contains 4 kernel-version words (see below) followed by a number of 0-terminated plaintext strings. The first plaintext string identifies the current kernel followed by further optional kernel-specific versioning information. The remaining plaintext strings identify architecture dependent kernel features (see Appendix A.3). A zero length string (i.e., a string containing only a 0-character) terminates the list of feature descriptions.

KernelDescPtr is given as an address relative to the kernel interface page's base address.

Can be used to identify the microkernel.

id	subid	kernel	supplier
0	1	L4/486	GMD
0	2	L4/Pentium	IBM
0	3	L4/x86	UKa
1	1	L4/Mips	UNSW
2	1	L4/Alpha	TUD, UNSW
3	1	Fiasco	TUD
4	1	L4Ka::Hazelnut	UKa
4	2	L4Ka::Pistachio	UKa
4	3	L4Ka::Strawberry	UKa

KernelGenDate

Т

Kernel generation date.

KernelVer ver (8) subser (16)

Can be used to identify the microkernel version. Note that this kernel version is not necessarily related to the API version.

Т

Supplier The four least significant bytes of the *supplier* field specify a character string identifying the kernel supplier:

"GMD_"	GMD
"IBM_"	IBM Research
"UNSW"	University of New South Wales, Sydney
"TUD」"	Technische Universität Dresden
"UKa_"	Universität Karlsruhe (TH)

System-Call Links

SC	Link for normal system call.
pSC	Link for privileged system call, i.e., a system call that can only be performed by a privileged thread.
	The system-call links specify how the application can invoke system-calls for the current micro- kernel. The interpretation of the system-call links is ABI specific, but will typically be addresses relative to the kernel interface page's base address where kernel provided system-call stubs are located.

Memory Description

MemoryInfo	MemDescPtr (16/32)	$n_{(16/32)}$
------------	--------------------	---------------

MemDescPtr

Location of first memory descriptor (as an offset relative to the kernel-interface page's base address). Subsequent memory descriptors are located directly following the first one. For memory descriptors that specify overlapping memory regions, later descriptors take precedence over earlier ones.

n Number of memory descriptors.

```
MemoryDesc
```

$high/2^{10}_{\ (22/54)}$	\sim (10)	+4 / +8
$low/2^{10}$ (22/54)	$v \sim t_{(4)}$ type $_{(4)}$	+0

- *high* Address of last byte in memory region. The ten least significant address bits are all hardwired to 1.
- *low* Address of first byte in memory region. The ten least significant address bits are all hardwired to 0.
- v Indicates whether memory descriptor refers to physical memory (v = 0) or virtual memory (v = 1).

type Identifies the type of the memory descriptor.

Type	Description
0x0	Undefined
0x1	Conventional memory
0x2	Reserved memory (i.e., reserved by kernel)
0x3	Dedicated memory (i.e., memory not available to user)
0x4	Shared memory (i.e., available to all users)
0xE	Defined by boot loader
0xF	Architecture dependent

t, type = 0xE

The type of the memory descriptor is dependent on the bootloader. The t field specifies the exact semantics. Refer to boot loader specification for more info.

t, type = 0xF

The type of the memory descriptor is architecture dependent. The t field specifies the exact semantics. Refer to architecture specific part for more info (see page 115).

t, $type \neq 0xE$, $type \neq 0xF$

The type of the memory descriptor is solely defined by the type field. The content of the t field is undefined.

1.2 KERNELINTERFACE [SIG

[Slow Systemcall]

void*	kernel interface page
Word	API Version
Word	API Flags
Word	KernelId

Delivers base address of the *kernel interface page, API version,* and *API flags.* The latter two values are copies of the corresponding fields in the kernel interface page. The API information is delivered in registers through this system call (a) to enable unrestricted structural changes of the kernel interface page in future versions, and (b) to enable secure detection of the kernel's endian mode (little/big) and word width (32/64).

The structure of the *kernel interface page* is described on page 2. The page is a microkernel object. It is directly mapped through the microkernel into each address space upon address-space creation. It is *not* mapped by a pager, can *not* be mapped or granted to another address space and can *not* be unmapped. The creator of a new address space can specify the address where the kernel interface page has to be mapped. This address will remain constant through the lifetime of that address space.

Any thread can determine the address of the kernel interface page through this system call. Since the system call may be slow it is highly recommended to store the address in a static variable for further use.

It is also possible to use a unique address for the kernel interface page in all address spaces of a (sub)system. Then, the kernel interface page can be accessed by fixed absolute addresses without using the current system call.

Besides other things, the page describes the current API, ABI, and microkernel version so that a server or an application can find out whether and how it can run on the current microkernel. Since the kernel interface page also contains APIand ABI-specific data for most other system calls the page's base address is typically required before any other system call can be used.

To enable version detection independently of the API and ABI, the current system call is guaranteed to work in all L4 versions. The systemcall code will never change and will be the same on compatible processors. (If a processor is upward compatible to multiple incompatible processors the kernel should offer multiple systemcall codes for this function.)

Output Parameters					
kernel interface pa	e				
Ver X.1 and above	base address (32/64)				
	Kernel interface page address, always page aligned. 0 is no valid address.				
Ver X.0 and below	0 (32/64)				
	Older versions (2, X.0, etc.) do not include the kernel interface page as a kernel mapped pag No address is delivered.	e.			
API Version	version $_{(8)}$ subversion $_{(8)}$ \sim $_{(16)}$				
	see page 3, "Kernel Interface Page"				
API Flags	$\sim_{(28/60)}$ ww ee				
	ee page 3, "Kernel Interface Page"				

KernelId	id (8)	subid (8)		$\sim_{(16)}$	
	see page 5, "Kerr	nel Interface Page	,,		
			faulta		
No pagefaults will hap	open.	Page	auits		
	G	eneric Progra	mming Int	erface	
System-Call Functi	on:				
#include <l4 kip<="" td=""><td>).h></td><td></td><td></td><td></td><td></td></l4>).h>				
void * KernelInte	e rface (Word& Apt	iVersion, ApiFlag	s, KernelId)		
	Conv	venience Prog	gramming	Interface	
Derived Functions:	:				
#include <l4 kip<="" td=""><td>o.h></td><td></td><td></td><td></td><td></td></l4>	o.h>				
struct MEMORY	DESC { Word raw	/[2] }			
struct ProcDe s	sc { Word raw [4]	}			
void* KernelInte	erface () Delivers a pointe	r to the kernel inte	erface page.		[GetKernelInterface]
Word ApiVersion	n ()				
Word ApiFlags	0				
Word KernelId	0				
void KernelGen	Date (void* Kernel	lInterface, Word&	year, month,	day)	
Word KernelVers	sion (void* Kernel	Interface)			
Word KernelSup	plier (void* Kerne Delivers the API plier.	elInterface) Version/API Flag	s/Kernel Id/ke	ernel generation d	date/kernel version/kernel sup-
Word NumProce	essors (void* Kerne	elInterface)			
Word NumMem	oryDescriptors (vo Delivers number interface page.	id* KernelInterfa of processors in	<i>cce</i>) in the system/	number of memo	ory descriptors in the kernel-
Word PageSizeM	lask (void* Kernel	Interface)			
Word PageRight	s (void* KernelInte Delivers supporte	<i>erface</i>) ed page sizes/page	e rights for the	e current kernel/h	ardware architecture.
Word ThreadIdE	Bits (void* Kernell	nterface)			
Word ThreadIdS	SystemBase (void*	KernelInterface)			

Word ThreadIdUserBase (void* KernelInterface) Delivers number of valid bits for thread numbers/lowest thread number for system threads/lowest thread number for user threads.
Word ReadPrecision (void* KernelInterface)
<i>Word</i> SchedulePrecision (void* KernelInterface) Delivers the SYSTEMCLOCK read precision/maximal jitter for wakeups (both in μ s).
Word UtcbAreaSizeLog2 (void* KernelInterface)
Word UtcbAlignmentLog2 (void* KernelInterface)
Word UtcbSize (void* KernelInterface) Delivers required minimum size of UTCB area/alignment requirement for UTCBs/size of a single UTCB.
Word KipAreaSizeLog2 (void* KernelInterface) Delivers size of kernel interface page area.
Word BootInfo (void* KernelInterface)
Delivers the contents of the boot info field.
char* KernelVersionString (void* KernelInterface)
Delivers the kernel version string.
<i>char* Feature</i> (<i>void* KernelInterface, Word num</i>) Delivers the <i>num</i> th kernel feature string, or a null pointer if <i>num</i> exceeds the number of available feature strings.
<i>MemoryDesc</i> * <i>MemoryDesc</i> (void* KernelInterface, Word num) Delivers the <i>num</i> th memory descriptor, or a null pointer if <i>num</i> exceeds the number of available descriptors.
ProcDesc* ProcDesc (void* KernelInterface, Word num) Delivers the numth processor descriptor, or a null pointer if num exceeds the number of pro- cessors of the system (see ProcessorInfo).

Support Functions:

 $\# include < \!\!l4\!/kip.h \!\!>$

- Word UndefinedMemoryType
- Word ConventionalMemoryType
- Word ReservedMemoryType
- Word DedicatedMemoryType
- Word SharedMemoryType
- Word BootLoaderSpecificMemoryType
- Word ArchitectureSpecificMemoryType

Bool IsVirtual (MemoryDesc& m)	[IsMemoryDescVirtual]
Delivers true if memory descriptor specifies a virtual memory region.	
Word Type (MemoryDesc& m)	[MemoryDescType]
Word Low (MemoryDesc & m)	[MemoryDescLow]
Word High (MemoryDesc& m)	[MemoryDescHigh]

Delivers type (t*16 + type), low limit, and high limit of memory region.

 Word ExternalFreq (ProcDesc& p)

 Word InternalFreq (ProcDesc& p)

 Delivers external frequency/internal frequency of processor.

[ProcDescExternalFreq] [ProcDescInternalFreq]

1.3 Virtual Registers [Virtual Registers]

Virtual registers are implemented by the microkernel. They offer a fast interface to exchange data between the microkernel and user threads. Virtual registers are *registers* in the sense that they are static per-thread objects. Dependent on the specific processor type, they can be mapped to hardware registers or to memory locations. Mixtures, some virtual registers to hardware registers, some to memory are also possible. The ABI for virtual-register access depends on the specific processor type and on the virtual-register type, see Appendices A.1, B.1 and C.1 for specific hardware details. There are three classes of virtual registers:

There are three classes of virtual registers.

- Thread Control Registers (TCRs), see page 16
- Message Registers (MRs), see page 46
- Buffer Registers (BRs), see page 57

Loading illegal values into virtual registers, overwriting read-only virtual registers, or accessing virtual registers of other threads in the same address space (which may be physically possible if some are mapped to memory locations) is illegal and can have undefined effects on all threads of the current address space. However, since virtual registers can *not* be accessed across address spaces, they are safe from the kernel's point of view: Illegal accesses can like any other programming bug only compromise the originator's address space.

Remark:

In general, virtual registers can only be addressed directly, not indirectly through pointers. The generic API therefore offers no operations for indirect virtual-register access. However, processor-specific code generators might use indirect access techniques if the ABI permits it.

Generic Programming Interface

#include <l4/message.h>

```
void StoreMR (int i, Word& w)
void LoadMR (int i, Word w)
Delivers/sets MR i.
void StoreMRs (int i, k, Word& [k] w)
void LoadMRs (int i, k, Word& [k] w)
Stores/loads MR i...i+k-1 to/from memory.
void StoreBR (int i, Word& w)
void LoadBR (int i, Word& w)
Delivers/sets the value of BR i.
void StoreBRs (int i, k, Word& [k])
void LoadBRs (int i, k, Word& [k])
Stores/loads BR i...i+k-1 to/from memory.
```

Chapter 2

Threads

2.1 ThreadId [Data Type]

Thread IDs identify threads and hardware interrupts. A thread ID can be *global* or *local*. Global thread IDs are unique through the entire system. They identify threads independently of the address space in which they are used. Local thread IDs exist per address space; the scope of a thread's local ID is only the thread's own address space. In different address spaces, the same local thread ID may identify different and unrelated threads.

Note that any thread has a global *and* a local thread ID. Both global and local thread IDs are encoded in a single word.

Global Thread ID

A global thread ID consists of a word, where 18 bits (32-bit processor) or 32 bits (64-bit processor) determine the thread number and 14 bits (32-bit processor) or 32 bits (64-bit processor) are available for a version number. At least one of the lowermost 6 version bits must be 1 to differentiate a global from a local thread ID.

User-thread numbers can be freely allocated within the interval [*UserBase*, 2^t), where t denotes the upper limit of thread IDs. The thread-number interval [*SystemBase*, *UserBase*) is reserved for L4-internal threads. Hardware interrupts are regarded as hardware-implemented threads. Consequently, they are identified by thread IDs. Their corresponding thread numbers are within the interval [0, SystemBase). The values *SystemBase*, *UserBase*, and t are published in the kernel interface page (see page 4).

global thread ID	thread no (18/32)	$version_{(14/32)} \neq 0 \pmod{64}$
global interrupt ID	intr no (18/32)	1 (14/32)

Global thread IDs have a version field whose content can be freely set by those threads that can create and delete threads. However, the lowermost 6 bits of the version must not all be 0, i.e. $v \mod 64 \neq 0$ must hold for every version v. For hardware interrupts, the version field is always 1.

The microkernel checks version fields whenever a thread is accessed through its global thread ID. However, the semantics of the version field are not defined by the microkernel. OS personalities are free to use this field for any purpose. For example, they may use it to make thread IDs unique in time.

Local Thread ID

Local thread IDs identify threads within the same address space. They are identified by the 6 lowermost bits being 0.

local thread ID	local id/64 _(26/58)	000000	
-----------------	--------------------------------	--------	--

Special Thread IDs

Special IDs exist for *nilthread* and two wild cards. The thread ID *anythread* matches with any given thread ID, including all interrupt IDs. The ID *anylocalthread* matches all threads that reside in the same address space.

nilthread	0 (32/64)	
anythread	-1 (32/64)	
anylocalthread	-1 (26/58)	000000

Generic Programming Interface

#include <l4/thread.h>

struct THREADID { Word raw }

ThreadId **nilthread** ThreadId **anythread** ThreadId **anylocalthread**

ThreadId **GlobalId** (Word threadno, version) Delivers a thread ID with indicated thread and version number.

 Word Version (ThreadId t)

 Word ThreadNo (ThreadId t)

 Delivers version/thread number of indicated global thread ID.

Convenience Programming Interface

#include <l4/thread.h>

 Bool == (ThreadId l, r)
 [IsThreadEqual]

 Bool != (ThreadId l, r)
 [IsThreadNotEqual]

 Check if thread IDs match or differ. The result of comparing a local ID with a global ID will always indicate a mismatch, even if the IDs refer to the same thread.

Bool SameThreads (ThreadId l, r)

 $\{ \text{ GlobalId } (l) == \text{ GlobalId } (r) \}$

Check if thread IDs refer to the same thread. Also works if one ID is local and the other is global.

Bool IsNilThread (ThreadId t) $\{ t == nilthread \}$

Bool IsLocalId (ThreadId t)

Bool **IsGlobalId** (ThreadId t) Check if thread ID is a local/global one.

C

ThreadId LocalId (ThreadId t)

[LocalIdOf]

ThreadId GlobalId (ThreadId t) [GlobalIdOf] Delivers the local/global ID of the specified local thread. Specifying a non-local thread delivers nilthread (see EXCHANGEREGISTERS, page 18).

ThreadId MyLocalId ()

ThreadId MyGlobalId ()

Delivers the local/global ID of the currently running thread (see TCRs, page 16).

ThreadId Myself ()

 $\left\{ MyGlobalId\left(\right) \right\}$

2.2 Thread Control Registers (TCRs) [Virtual Registers]

TCRs are a fast mechanism to exchange relatively static control information between user thread and microkernel. TCRs are static non-transient per-thread registers.

VirtualSender/ActualSender (32/64)	R/W	see IPC
IntendedReceiver (32/64)	R-only	see IPC
XferTimeouts (32/64)	R/W	see IPC
ErrorCode (32/64)	R-only	see system-calls
Preempt Flags (8)	R/W	see Scheduling
Cop Flags (8)	W-only	see Miscellaneous
ExceptionHandler (32/64)	R/W	see Miscellaneous
Pager (32/64)	R/W	see Protocols
UserDefinedHandle (32/64)	R/W	see Threads
ProcessorNo (32/64)	R-only	see Miscellaneous
MyLocalId (32/64)	R-only	see Threads, IPC
MyGlobalId (32/64)	R-only	see Threads, IPC

MyGlobalId	Global ID of the thread.
MyLocalId	Local ID of the thread.
ProcessorNo	The processor number on which the thread currently executes.

UserDefinedHandle

This field can be freely set and read by user threads. It can, e.g., be used for storing a thread number, a pointer to an additional user thread control block, etc.

Generic Programming Interface

The listed generic functions permit user code to access TCRs independently of the processor-specific TCR model. All functions are user-level functions; the microkernel is not involved.

#include <l4/thread.h>

ThreadId MyLocalId ()

ThreadId MyGlobalId ()

Delivers the local/global ID of the currently running thread (see TCRs, page 16).

ThreadId Myself () { MyG

 $\left\{ MyGlobalId\left(\right) \right\}$

int ProcessorNo ()

Delivers the processor number the current thread is running on. Delivered value is a valid index into the processor description array (see Kernel Interface Page, page 4).

Word UserDefinedHandle ()

void **Set_UserDefinedHandle** (*Word NewValue*) Delivers/sets the user defined handle of the currently running thread.

ThreadId Pager ()

void **Set_Pager** (*ThreadId NewPager*) Delivers/sets the pager for the currently running thread.

ThreadId ExceptionHandler ()

void Set_ExceptionHandler (ThreadId NewHandler) Delivers/sets the exception handler for the currently running thread.

void Set_CopFlag (Word n)

void $Clr_CopFlag$ (Word n) Sets/clears coprocessor flag c_n .

Word ErrorCode ()

Delivers the error code of the last system-call.

Word XferTimeouts ()

void Set_XferTimeouts (Word NewValue) Delivers/sets the transfer timeouts for the currently running thread (see IPC, page 61).

ThreadId IntendedReceiver () Delivers the intended receiver of last received IPC (see IPC, page 62).

ThreadId ActualSender () Delivers the actual sender of the last propagated IPC (see IPC, page 61).

void Set_VirtualSender (ThreadId t) Sets the virtual sender for the next deceiving IPC (see IPC, page 61).

Code generators of IDL and other compilers are not restricted to the generic interface. They can use any processor-specific methods and optimizations to access TCRs.

2.3 EXCHANGEREGISTERS [Systemcall]

ThreadId	dest	\longrightarrow	ThreadId	result
Word	control		Word	control
Word	SP		Word	SP
Word	IP		Word	IP
Word	FLAGS		Word	FLAGS
ThreadId	pager		ThreadId	pager
Word	UserDefinedHandl	е	Word	UserDefinedHandle

Exchanges or reads a thread's *FLAGS*, *SP*, and *IP* hardware registers as well as *pager* and *UserDefinedHandle* TCRs. Furthermore, thread execution can be suspended or resumed. The destination thread must be an *active* thread (see page 22) residing in the invoker's address space.

Any *IP*, *SP*, or *FLAGS* modification changes the corresponding *user-level* registers of the addressed thread. In general, ongoing kernel activities are not influenced. However, a currently active IPC operation can be canceled or aborted. For details see the *SR*-bit specification below.

Modifications of the *pager* TCR and the *UserDefinedHandle* TCR become immediately effective, whether the destination thread executes in user mode or in kernel mode.

Input Parameters				
dest		Thread ID of the addressed thread. This may be a bar thread must reside in the current address space. Us faster in some implementations.	local or a global ID. sing a local thread I	However, the addressed D might be substantially
control		0 (23/55)	h p u f i s S R H	
h p u f i s		The <i>s</i> -flag refers to the <i>SP</i> register, <i>i</i> to <i>IP</i> , <i>f</i> to <i>FLAGS</i> , <i>u</i> to the <i>UserDefinedHandle</i> TCR, <i>p</i> to the <i>pager</i> TCR, and <i>h</i> to the <i>H</i> -flag. If a flag is set to 1, the register/state is overwritten by the corresponding input parameter. Otherwise, the corresponding input parameter is ignored and the register/state is not modified.		
SR		Controls whether the addressed thread's ongoing IPC opereration should be canceled/aborted through the system call or not.		
S	= 0	An IPC operation of the addressed thread that is currently waiting to send a message or is sending a message will continue as usual. <i>SP</i> , <i>IP</i> or <i>FLAGS</i> modifications are delayed until the IPC operation terminates.		
S	= 1	An IPC operation of the addressed thread that is currently waiting to send a message will be <i>canceled</i> . An IPC operation that is currently sending a message will be <i>aborted</i> .		
R	= 0	An IPC operation of the addressed thread that is currently waiting to receive a message or is receiving a message will continue as usual. <i>SP</i> , <i>IP</i> or <i>FLAGS</i> modifications are delayed until the IPC operation terminates.		
R	= 1	An IPC operation of the addressed thread that is currently waiting to receive a message will be <i>canceled</i> . An IPC operation that is currently receiving a message will be <i>aborted</i> .		
Н		Halts/resumes the thread if $h = 1$. Ignored for $h =$	0.	
Η	T = 0	No effect if the thread was not halted. Otherwise, th	nread execution is re	esumed.

H = 1	User-level thread execution is halted. Note that ongoing IPCs and other kernel operations are not affected by H . (See SR for also aborting active IPC.)	
SP	The current user-level stack pointer is set to SP if $s = 1$. Ignored for $s = 0$.	
IP	The current user-level instruction pointer is set to IP if $i = 1$. Ignored for $i = 0$.	
FLAGS	Sets the user-level processor flags of the thread if $f = 1$. Ignored for $f = 0$. The semantics of the <i>FLAGS</i> word depends on the processor type.	
UserDefinedHand	lle Sets the thread's UserDefinedHandle TCR if $u = 1$. Ignored for $u = 0$.	
pager	Sets the thread's <i>pager</i> TCR if $p = 1$. Ignored for $p = 0$.	
	Output Parameters	
result ≠ nilthread, i	input parameter dest was a local thread ID global thread ID of the addressed thread. EXCHANGEREGISTERS succeeded.	
result ≠ nilthread, i	input parameter dest was a global thread ID	
	<i>local</i> thread ID of the addressed thread. EXCHANGEREGISTERS succeeded.	
result = nilthread	<i>read</i> Operation failed. The ErrorCode TCR indicates the reason for the failure.	
ErrorCode [TCR]	Set if <i>result</i> = <i>nilthread</i> . Undefined if <i>result</i> \neq <i>nilthread</i> .	
= 2	Invalid thread. The <i>dest</i> parameter specified an invalid thread ID, an inactive thread, or a threa within a different address space.	
control	0 (29/61) SRH	

Н	Reports whether the addressed thread was halted $(H = 1)$ or not $(H = 0)$ when EXCHANGE-REGISTERS was invoked. Note that this output <i>control</i> bit is independent of the input parameter <i>control</i> .
SR	Reports whether the addressed thread was within an IPC operation when EXCHANGEREGIS- TERS was invoked. A value of 0 reports that the addressed thread was not within a send phase (S = 0) or not within a receive phase $(R = 0)$, respectively. Note that these output <i>control</i> bits are independent of the input parameter <i>control</i> .
R = 1	Operation was executed while the addressed thread was within the receive phase of an IPC operation. Iff the input control word had $R = 1$ the IPC operation was canceled or aborted.
S = 1	Operation was executed while the addressed thread was within the send phase of an IPC opera- tion. Iff the input control word had $S = 1$ the IPC operation was canceled or aborted

SP	Old user-level stack pointer of the thread.
IP	Old user-level instruction pointer of the thread.
FLAGS	Old user-level flags of the thread. The semantics of this word is processor specific.

UserDefinedHandle

Old content of thread's UserDefinedHandle TCR.

pager

Old content of thread's pager TCR.

Pagefaults

No pagefaults will happen.

Generic Programming Interface

System-Call Function:

#include <l4/thread.h>

ThreadId **ExchangeRegisters** (*ThreadId dest*, *Word control*, *sp*, *ip*, *flags*, *UserDefinedHandle*, *ThreadId pager*, *Word& old_control*, *old_sp*, *old_ip*, *old_flags*, *old_UserDefinedHandle*, *ThreadId& old_pager*)

Convenience Programming Interface

Derived Functions:

#include <l4/thread.h>

ThreadId GlobalI	d (ThreadId t)	[GlobalIdOf]
	$\big\{ \text{ if (IsLocalId (t)) ExchangeRegisters (t,0,) else t } \big\}$	
	Delivers global ID of specified local thread. Specifying	a non-local thread delivers nilthread.
ThreadId LocalId	(<i>ThreadId t</i>) { if (IsGlobalId (t)) ExchangeRegisters (t,0,) else t }	[LocalIdOf]
	Delivers local ID of specified local thread. Specifying a	non-local thread delivers nilthread.
Word UserDefined	Handle (ThreadId t)	[UserDefinedHandleOf]
void Set_UserDeft	nedHandle (ThreadId t, Word handle)	[Set_UserDefinedHandleOf]
·	Delivers/sets the user defined handle of specified local t thread is undefined.	hread. Result of specifying a non-local
ThreadId Pager	(ThreadId t)	[PagerOf]
void Set_Pager (ThreadId t, p)	[Set_PagerOf]
	Delivers/sets the pager for specified local thread. Res undefined.	ult of specifying a non-local thread is

void Start (Thread	dId t)			
void Start (Thread	dId t, Word sp, ip)	[Start_SpIp]		
void Start (Thread] 1	<i>dId t, Word sp, ip, flags</i>) Resume execution of specified local thread (if halted). Abort any ongoin tionally modify stack pointer, instruction pointer, and processor flags accrameters. Result of specifying a non-local thread is undefined.	[<i>Start_SpIpFlags</i>] ng IPC operations. Op- cording to function pa-		
ThreadState Stop	(ThreadId t)			
ThreadState Stop	(<i>ThreadId t, Word& sp, ip, flags</i>) Halt execution of specified local thread and return its current thread state going IPC operation. Optionally return thread's stack pointer, instruction flags in output parameters. Result of specifying a non-local thread is und	[<i>Stop_SpIpFlags</i>] e. Do not abort any on- pointer, and processor lefined.		
ThreadState AbortReceive_and_stop (ThreadId t)				
ThreadState AbortReceive_and_stop (ThreadId t, Word& sp, ip, flags) [AbortReceive_and_stop_SpIpFlags] As stop (), except any ongoing IPC receive operation is immediately aborted.				
ThreadState AbortS	Send_and_stop (ThreadId t)			
ThreadState AbortS	Send_and_stop(ThreadId t, Word& sp, ip, flags)[AbortSendAs stop (), except any ongoing IPC send operation is immediately aborted	d_and_stop_SpIpFlags] ed.		
ThreadState AbortIpc_and_stop (ThreadId t)				

 ThreadState AbortIpc_and_stop (ThreadId t, Word& sp, ip, flags)
 [AbortIpc_and_stop_SpIpFlags]

 As stop (), except any ongoing IPC send or receive operations are immediately aborted.

Support Functions:

#include <l4/thread.h>

struct THREADSTATE { Word raw }

 Bool
 ThreadWasHalted (ThreadState s)

 Bool
 ThreadWasSending (ThreadState s)

 Bool
 ThreadWasReceiving (ThreadState s)

 Bool
 ThreadWasIpcing (ThreadState s)

 Query the thread state returned from one of the stop () functions.

Word ErrorCode () Word ErrInvalidThread

2.4 THREADCONTROL [Privileged Systemcall]

ThreadId	dest	\longrightarrow	Word	result
ThreadId	SpaceSpecifier			
ThreadId	scheduler			
ThreadId	pager			
void*	UtcbLocation			

A privileged thread, e.g., the root server, can delete and create threads through this function. It can also modify the global thread ID (version field only) of an existing thread.

Threads can be created as *active* or *inactive* threads. Inactive threads do not execute but can be activated by active threads that execute in the same address space.

An actively created thread starts immediately by executing a short receive operation from its pager. (An active thread must have a pager.) The actively started thread expects a start message (MsgTag and two untyped words) from its pager. Once it receives the start message, it takes the value of MR₁ as its new *IP*, the value of MR₂ as its new *SP*, and then starts execution at user level with the received *IP* and *SP*.

Interrupt threads are treated as normal threads. They are active at system startup and can *not* be deleted or migrated into a different address space (i.e., SpaceSpecifier must be equal to the interrupt thread ID). When an interrupt occurs the interrupt thread sends an IPC to its pager and waits for an empty end-of-interrupt acknowledgment message (MR $_0$ =0). Interrupt threads never raise pagefaults. To deactivate interrupt message delivery the pager is set to the interrupt thread's own ID.

Input Parameters

dest

Addressed thread. *Must be a global thread ID.* Only the thread number is effectively used to address the thread. If a thread with the specified thread number exists, its version bits are overwritten by the version bits of *dest id* and any ongoing IPC operations are aborted. Otherwise, the specified version bits are used for thread creations, i.e., a thread creation generates a thread with ID *dest*.

SpaceSpecifier ≠ nilthread, dest not existing

Creation. The space specifier specifies in which address space the thread will reside. Since address space do not have own IDs, a thread ID is used as *SpaceSpecifier*. Its meaning is: the new thread should execute in the same address space as the thread *SpaceSpecifier*.

The first thread in a new address space is created with *SpaceSpecifier* = *dest*. This operation implicitly creates a new empty address space. Note that the new address space is created with an empty UTCB and KIP area. The space creation *must* therefore be completed by a SPACECONTROL operation before the thread(s) can execute.

SpaceSpecifier ≠ nilthread, dest exists

Modification Only. The addressed thread *dest* is neither deleted nor created. Modifications can change the version bits of the thread ID, the associated scheduler, the pager, or the associated address space, i.e., migrate the thread to a new address space.

SpaceSpecifier = nilthread, dest exists

Deletion. The addressed thread *dest* is deleted. Deleting the last thread of an address space implicitly also deletes the address space.

scheduler \neq nilthread

Defines the scheduler thread that is permitted to schedule the addressed thread. Note that the scheduler thread must exist when the addressed thread starts executing.
scheduler = nilthree	ad The current scheduler association is not modified. This variant is illegal for a creating THREAD- CONTROL operation.
pager ≠ nilthread pager = nilthread	The pager of <i>dest</i> is set to the specified thread. If <i>dest</i> was inactive before, it is <i>activated</i> . The current pager association is not modified. If used with a creating THREADCONTROL operation, <i>dest</i> is created as an <i>inactive</i> thread.
<i>UtcbLocation ≠ -1</i>	The start address of the UTCB of the thread is set to UtcbLocation. Upon thread activation the UTCB must fit entirely into the UTCB area of the configured address space, and must be properly aligned according to the UtcbInfo field of the kernel interface page. It is the application's responsibility to ensure that UTCBs of multiple threads do not overlap. Changing the UtcbLocation of an already active thread is an illegal operation. Note that since a newly created space has an empty UTCB area, it is not possible to activate a thread in an address space which has not been properly configured with SPACECONTROL.
UtcbLocation = -1	The UTCB location is not modified.

UtcbInfo [KernelInterfacePage Field]

Permits to calculate the appropriate page size of the UTCB area fpage and specifies the size and alignement of UTCBs. Note that the size restricts the total number of threads that can reside in an address space.

	$\sim_{(10/42)}$	$^{s}(6)$	$a_{(6)}$	$m_{\ (10)}$
--	------------------	-----------	-----------	--------------

The minimal *area size* for an address space's UTCB area is 2^s . The size of the UTCB area limits the total number of threads k to $2^a mk \le 2^s$.

m UTCB size multiplier.

s

a

The UTCB location must be aligned to 2^a . The total size required for one UTCB is $2^a m$.

Output Parameters

result The result is 1 if the operation succeeded, otherwise the result is 0 and the ErrorCode TCR indicates the failure reason.

ErrorCode [TCR] Set if result = 0. Undefined if $result \neq 0$.

- = 1 No privilege. Current thread does not have have privilege to perform the operation.
- = 2 Unavailable thread. The *dest* parameter specified a kernel thread or an unavailable interrupt thread.
- = 3 Invalid space. The *SpaceSpecifier* parameter specified an invalid thread ID, or activation of a thread in a not yet initialized space.
- = 4 Invalid scheduler. The *scheduler* paramter specified an invalid thread ID, or was set to *nilthrad* for a creating THREADCONTROL operation.
- = 6 Invalid UTCB location. *UtcbLocation* lies outside of UTCB area, or attempt to change the *UtcbLocation* for an already active thread.

= 8 Out of memory. Kernel was not able to allocate the resources required to perform the operation.

Pagefaults

No pagefaults will happen.

Generic Programming Interface

System-Call Function:

#include <l4/thread.h>

Word ThreadControl (ThreadId dest, SpaceSpecifier, Scheduler, Pager, void* UtcbLocation)

Convenience Programming Interface

Derived Functions:

#include <l4/thread.h>

Word **AssociateInterrupt** (*ThreadId InterruptThread, InterruptHandler*) { ThreadControl (InterruptThread, InterruptThread, nilthread, InterruptHandler, -1) }

Associate a handler thread with the specified interrupt source.

Word DeassociateInterrupt (ThreadId InterruptThread)
 { ThreadControl (InterruptThread, InterruptThread, nilthread, InterruptThread, -1) }

Remove association between the specified interrupt source and any potential handler thread.

Support Functions:

Word ErrorCode () Word ErrNoPrivilege Word ErrInvalidThread Word ErrInvalidSpace Word ErrInvalidScheduler Word ErrUtcbArea Word ErrNoMem

Chapter 3

Scheduling

3.1 Clock [Data Type]

On both 32-bit and 64-bit processors, the system clock is represented as a 64-bit unsigned counter. The clock measures time in 1 μ s units, independent of the processor frequency. Although the clock base is undefined, it is guaranteed that the counter will not overflow for at least 1,000 years.

Generic Programming Interface

#include <l4/schedule.h>

struct CLOCκ { Word64 raw }

Convenience Programming Interface

#include <l4/schedule.h>

Clock + (Clock l, int r)	
Clock + (Clock l, Word64 r)	[ClockAddUsec]
Clock - (Clock l, int r)	
Clock - (Clock l, Word64 r) Adds/subtracts a number of μ s to/from a clock value. modify the old clock value.	[<i>ClockSubUsec</i>] Delivers new clock value. Does not
Bool < (Clock l, r)	[IsClockEarlier]
Bool > (Clock l, r)	[IsClockLater]
Bool <= (Clock l, r)	
Bool >= (Clock l, r)	
Bool == (Clock l, r)	[IsClockEqual]
Bool != (Clock l, r)	[IsClockNotEqual]
Compares two clock values.	

3.2 SYSTEMCLOCK [Systemcall]

Clock clock

Delivers the current system clock. Typically, the operation does not enter kernel mode.

Pagefaults

 \rightarrow

No pagefaults will happen.

Generic Programming Interface

System-Call Function:

#include <l4/schedule.h>

Clock SystemClock ()

3.3 Time [Data Type]

Time values are used to specify send/receive timeouts for IPC operations (see page 60) and time quanta for scheduling (see page 31). The unit for time periods as well as for time points is 1 μ s. Clock ticks thus happen every μ s.

Relative time values specify a time period. Time periods are encoded as un-normalized 16-bit floating-point numbers. (Note that for easier handling the mantissa can have leading 0-bits.) The shortest non-zero time period that can be specified is 1 μ s, the longest finite period slightly exceeds 610 hours. Two special periods frequently used for timeouts are 0 and ∞ , a never ending period. The values 0 and ∞ have special encodings.

time period:



Absolute time values specify a point in time. They are only valid for a limited period, at maximum 67 seconds.

time point:	1	e ₍₄₎	c	$m_{(10)}$

For a semantical description of time-point values, we use Clock to denote the current clock value in μ s, $x_{[i]}$ to denote bit *i* of *x*, and $x_{[i,j]}$ to denote the number consisting of bits *i* to *j* of *x*. Then, the time-point value (c, m, e) specifies the point:

$$t = \begin{cases} 2^{e} \cdot \left(m + Clock_{[63,e+9]} \cdot 2^{10}\right) & \text{if } Clock_{[e+10]} = c \\ \\ 2^{e} \cdot \left(m + Clock_{[63,e+9]} \cdot 2^{10} + 2^{10}\right) & \text{if } Clock_{[e+10]} \neq c \end{cases}$$

Absolute time values are thus the more precise the nearer in the future they are.

Absolute time values with maximal precision become invalid just after the clock has reached the specified point in time. The validity interval can be expanded, but only by reducing the precision. In general, a time-point value (c, m, e) that is constructed when the current clock value is C_0 is valid from C_0 up to

$$C_0 + (2^{10} - 1) \cdot 2$$

Therefore, a time-point value that should remain valid for 10 ms can have a precision of 10 μ s whereas a value that should remain valid for an entire second can only have a precision of 1 ms. In general, a precision of 0.1% *of the required validity interval* can be achieved.

Generic Programming Interface

#include <l4/schedule.h>

struct TIME { Word16 raw }

Time Never

Time ZeroTime

Time TimePeriod (Word64 microseconds)

Time TimePoint (Clock at)

Convenience Programming Interface

#include <l4/schedule.h>

Time + (Time l, We	ord r)	[TimeAddUsec]
Time $+=$ (Time l,	Word r)	[TimeAddUsecTo]
Time – (Time l, We	ord r)	[TimeSubUsec]
Time $-=$ (Time l,	Word r)	[TimeSubUsecFrom]
A	Adds/subtracts a number of microseconds to/from a time value.	
Time + (Time l, r)		[TimeAdd]
Time $+=$ (Time l,	r)	[TimeAddTo]
Time - (Time l, r)		[TimeSub]
Time -= (Time l, I)	r) Adds/subtracts a time period to/from a time value. The result of addir s undefined.	[<i>TimeSubFrom</i>] g/subtracting a time point
Bool > (Time l, r)		[IsTimeLonger]
Bool >= (Time l, r))	
Bool < (Time l, r)		[IsTimeShorter]
Bool <= (Time l, r))	
Bool == (Time l, r))	[IsTimeEqual]
Bool != (Time l, r)	Compares two time values. The result of comparing a time period versa, is undefined.	[IsTimeNotEqual] with a time point, or vice

3.4 THREADSWITCH [Systemcall]

ThreadId dest \longrightarrow void

The invoking thread releases the processor (non-preemptively) so that another ready thread can be processed.

Input Parameterdest = nilthreadProcessing switches to an undefined ready thread which is selected by the scheduler. (It might
be the invoking thread.) Since this is "ordinary" scheduling, the thread gets a new timeslice.dest ≠ nilthreadIf dest is ready, processing switches to this thread. In this "extraordinary" scheduling, the invok-
ing thread donates its remaining timeslice to the destination thread. (This one gets the donation
in addition to its ordinarily scheduled timeslices, if any.)
If the destination thread is not ready or resides on a different processor, the system call operates
as described for dest = nilthread.

Pagefaults

No pagefaults will happen.

Generic Programming Interface

System-Call Function:

#include <l4/schedule.h>

void ThreadSwitch (ThreadId dest)

Convenience Programming Interface

Derived Functions:

#include <l4/schedule.h>

void Yield ()

{ ThreadSwitch (nilthread) }

Switch processing to a thread selected by the scheduler.

3.5 SCHEDULE [Systemcall]

ThreadId	dest	\longrightarrow
Word	time control	
Word	processor control	
Word	prio	
Word	preemption control	!

Word result Word time control

The system call can be used by schedulers to define the *priority, timeslice length,* and other scheduling parameters of threads. Furthermore, it delivers thread states.

The system call is only effective if the calling thread is defined as the destination thread's scheduler (see *thread control*, page 22).

Input Parameters

	Destination thread ID. The destination thread must be existent (but can be inactive) and the cur
dest	rent thread must be defined as the destination thread's scheduler (see <i>thread control</i>). Otherwise,
	the destination thread is not affected.

All further input parameters have no effect if the supplied value is -1, ensuring that the corresponding internal thread variable is *not* modified. The following description always refers to values $\neq -1$.

time control	ts len (16)	total quar	ntum (16)	
ts len	New timeslice length for the destiperiod (see page 28). Absolute tim ∞ , however, can be specified. In texhausted time slice. The specified length. In particular, a time period of Writing the timeslice length initializ tum is exhausted, the thread is preentimeslice.	nation thread. The values and the hat case, the threat value is always roof 1 μ s results in the threat value is always roof the current quate the current quate the current quate the q	ne timeslice lengt value 0 are illega ad never experien ounded up to the n he shortest possib- intum with the nev uantum is reloade	h is specified as a time l. A timeslice length of ces a preemption due to earest possible timeslice le timeslice. v length. After the quan- d with <i>ts len</i> for the next
total quantum	Defines the total quantum for the th the thread's scheduler (i.e., the curr quantum, independent of the alread as a time period (see page 28). Abs specified.	rread. Exhaustion rent thread). (Re)v ly consumed total solute time values	of the total quant writing the total q quantum. The to are illegal. A tota	um results in an RPC to uantum re-initializes the tal quantum is specified al quantum of ∞ can be
prio	0 (24/56)		prio (8)	
	New priority for destination thread.	Must be less than	or equal to current	nt thread's priority.
preemption control	$0_{(8/40)}$ sensitive prio (8)	maximum	delay (16)	
sensitive prio	Preemptions by threads that run or the <i>delay-preemption</i> flag is set, be system call; and (b) if the <i>signal-pre</i> handler.	h a priority lower delayed until the t <i>eemption</i> flag is se	or equal to this s thread executes a t, raise a preempti	<i>ensitive prio</i> will, (a) if <i>hread switch (nilthread)</i> on fault to the exception

No preemption delays or signaling will occur if preempted by a thread having a higher priority than *sensitive prio*, regardless of the state of the *delay-preemption* and *signal-preemption* flags.

maximum delay	The maximum time in μ s a pending preemption can be delayed in the destination thread.	The
	value 0 effectively disables preemption delay.	

processor control]
-	0 (16/48)	processor number (16)	
processor number	Specifies the processor number to v must be valid, i.e., smaller than th page 3). Otherwise, the parameter is	which the thread should be migrated to total number of processors (see s ignored. The first processor numb	I. The processor number kernel interface page at er is denoted as 0.

Output Parameters

result	$\sim (24/56)$		tstate (8)	
tstate =	Thread state:			
0	<i>Error.</i> The operation failed completely. The	e ErrorCod	le TCR indicates t	he reason for the failure.
1	<i>Dead.</i> The thread is unable to execute or do	oes not exi	st.	
2	Inactive. The thread is inactive/stopped.			
3	Running. The thread is ready to execute at a	user-level.		
4	<i>Pending</i> send. A user-invoked IPC send opt to become ready to receive.	eration cu	rently waits for th	ne destination (recipient)
5	Sending. A user-invoked IPC send operation	n currently	y transfers an outg	going message.
6	<i>Waiting</i> to receive. A user-invoked IPC rec sage.	eive opera	tion currently wai	its for an incoming mes-
7	Receiving. A user-invoked IPC receive oper	ration curr	ently receives an i	incoming message.
ErrorCode [TCR]	Set if lower 8 bits of $result = 0$. Undefined	if lower 8	bits of <i>result</i> $\neq 0$.	
= 1	No privilege. Current thread is not the sche	duler of th	e destination three	ad.
=2	The dest parameter specified an invalid three	ead ID.		
= 5	Invalid parameter. The specified time-slice was invalid.	length, to	al quantum, prior	ity, or processor number
time control	rem ts (16)	rem to	al ₍₁₆₎	
rem ts	Remainder of the current timeslice.			

rem total Remaining total quantum of the thread.

No pagefaults will happen.

Generic Programming Interface

System-Call Function:

#include <l4/schedule.h>

Word Schedule (ThreadId dest, Word TimeControl, ProcessorControl, prio, PreemptionControl, Word& old_TimeControl)

Convenience Programming Interface

Derived Functions:

#include <l4/schedule.h>

- Word Set Priority (ThreadId dest, Word prio) { Schedule (dest, -1, -1, prio, -1) }
- Word Set_ProcessorNo (ThreadId dest, Word ProcessorNo)
 { Schedule (dest, -1, ProcessorNo, -1, -1) }
- *Word* **Timeslice** (*ThreadId dest, Time & ts, Time & tq*) Delivers the remaining timeslice and total quantum of the given thread.
- Word Set_Timeslice (ThreadId dest, Time ts, Time tq) $\{ \text{ Schedule (dest, ts * 2^{16} + tq, -1, -1, -1) } \}$

Word Set PreemptionDelay (ThreadId dest, Word sensitivePrio, Word maxDelay) { Schedule (dest, -1, -1, -1, SensitivePrio * 2¹⁶ + MaxDelay) }

Support Functions:

Word ErrorCode () Word ErrNoPrivilege Word ErrInvalidThread Word ErrInvalidParam

Pagefaults

3.6 Preempt Flags [TCR]

The *preemption flags* TCR controls asynchronous preemptions (timeslice exhausted or activation of a higher-priority thread including device interrupts).

Preempt Flags	$I d s \sim$
	The ds -flags are used to control the microkernel. User threads can set/reset them. The I -flag signals an event to the user. It is set by the microkernel and typically read/reset by the user.
s = 0	Asynchronous preemptions are not signaled to the exception handler.
s = 1	Asynchronous preemptions are signaled as preemption faults to the exception handler. If $d = 0$ this happens immediately. Otherwise, it is delayed until the thread continues execution after the preemption.
d = 0	All asynchronous preemptions happen immediately. If they are signaled as preemption faults $(s = 1)$, this happens <i>after</i> the preemption took place, i.e., when the thread gets reactivated.
d = 1	Asynchronous preemptions are delayed if the priority of the preemptor is lower or equal than the <i>sensitive priority</i> for the current thread. (The sensitive priority is set by the scheduler, see page 31.) A delayed preemption does not interrupt the current thread immediately but is post- poned until the current thread invokes a systemcall <i>thread switch</i> (<i>nilthread</i>). However, a pend- ing preemption must not be delayed for longer than the <i>maximum delay</i> that was set by the thread's scheduler. Such a preemption-delay overflow resets the <i>d</i> bit and is signaled to the exception handler.
I = 0	No asynchronous preemption is pending.
I = 1	An asynchronous preemption is currently pending, i.e., the thread should as soon as possible reset the <i>d</i> -flag and invoke <i>thread switch</i> . Invoking <i>thread switch</i> re-enables the <i>maximum delay</i> for the next delayed asynchronous preemption. Invoking <i>thread switch</i> is not required if no asynchronous preemption is pending $(I = 0)$ after the user thread has reset the <i>d</i> -flag.

Generic Programming Interface

#include <l4/schedule.h>

Bool EnablePreemptionFaultException ()

Bool DisablePreemptionFaultException ()

Sets/resets the *s*-flag and delivers the old *s*-flag value (true = set).

Bool DisablePreemption ()

Bool EnablePreemption ()

Sets/resets the *d*-flag and delivers the old *d*-flag value (true = set).

Bool PreemptionPending ()

Resets the I-flag and delivers the old I-flag value (true = set).

Chapter 4

Address Spaces and Mapping

4.1 Fpage [Data Type]

Fpages (Flexpages) are regions of the virtual address space. An fpage consists of all pages mapped actually in this region sans kernel mapped objects, i.e., kernel interface page and UTCBs. Fpages have a size of at least 1 K. For specific processors, the minimal fpage size may be larger; e.g., a Pentium processor offers a minimal page size of 4 K while the Alpha processor offers smallest pages of 8 K. Fpages smaller than the minimal page size are treated as nilpages. The kernel interface page (see page 3) specifies which page sizes are supported by the hardware/kernel. An fpage of size 2^s has a 2^s -aligned base address b, i.e., $b \equiv 0 \pmod{2^s}$, where $s \ge 10$ for all architectures. Mapped fpages are considered inseparable objects. That is, if an fpage is mapped, the mapper can not later partially

Mapped fpages are considered inseparable objects. That is, if an fpage is mapped, the mapper can not later partially unmap the mapped page; the whole fpage must be unmapped in a single operation. The mappee can, however, separate the fpage and map fpages (objects) of smaller size. Partially unmapping an fpage might or might not work on some systems. The kernel will give no indication as to whether such an operation succeeded or not.

fpage $(b, 2^s)$	$b/2^{10}$ (22/54)	⁸ (6)	0 r w x	
	-/- (22/34)	~ (0)	0.000	

Special fpage denoters describe the *complete* user address space and the *nilpage*, an fpage which has no base address and a size of 0:

complete	0 (22/54)	$s = 1_{(6)}$	
nilpage	0 (32/64)		

Access Rights

rwx

The rwx bits define the accessibility of the fpage:

r	readable
w	writable

x executable

A bit set to one permits the corresponding access to the newly-mapped/granted page *provided that the mapper itself* possesses that access right. If the mapper does not have the access right itself or if the bit is set to zero the mapped/granted page will not get the corresponding access right.

Note that processor architectures may impose restrictions on the access-right combinations. However, *read-only* (including execute), rwx = 101, and *read/write/execute*, rwx = 111, should be valid for any processor architecture. The kernel interface page (see page 3) specifies which access rights are supported in the processor architecture.

Generic Programming Interface

#include <l4/space.h>

struct **FPAGE** { Word raw }

Word **Readable** Word **Writable**

Word eXecutable Word FullyAccessible Word ReadeXecOnly Word NoAccess Fpage Nilpage Fpage CompleteAddressSpace Bool IsNilFpage (Fpage f) $\{ f == Nilpage \}$ Fpage **Fpage** (Word BaseAddress, int FpageSize $\geq 1K$) Fpage FpageLog2 (Word BaseAddress, int Log2FpageSize < 64) Delivers an fpage with the specified location and size. Word Address (Fpage f) Word Size (Fpage f) Word SizeLog2 (Fpage f) Delivers address/size of specified fpage. Word **Rights** (Fpage f) void Set_Rights (Fpage& f, Word AccessRights) Delivers/sets the access rights for the specified fpage. Fpage + (Fpage f, Word AccessRights) [FpageAddRights] *Fpage* += (*Fpage f, Word AccessRights*) [FpageAddRightsTo] Fpage – (Fpage f, Word AccessRights) [FpageRemoveRights] *Fpage* -= (*Fpage f, Word AccessRights*) [FpageRemoveRightsFrom] Adds/removes specified access rights from fpage. Delivers new fpage value.

4.2 UNMAP [Systemcall]

Word control \longrightarrow

The specified fpages (located in MR $_{0...}$) are unmapped. Fpages are mapped as part of the IPC operation (see page 59).

void

Input Parameters

control		$\begin{array}{ c c c c c }\hline 0 & & & & \\ \hline 0 & & & & \\ \hline & & & & \\ \hline & & & & \\ \hline & & & &$
	k	Specifies the highest MR $_k$ that holds an fpage to be unmapped. The number of fpages is thus $k + 1$.
	f = 0	The fpages are unmapped recursively in all address spaces in which threads of the current address space have mapped them before. However, the fpages remain unchanged in the current address space.
	f = 1	The fpages are unmapped like in the $f = 0$ case and, in addition, also in the current address space.

FpageList $MR_{0...k}$ Fpages to be processed.

Fpage MR_i	fpage (28/58) 0 r w x
	Fpage to be unmapped. (The term <i>unmapped</i> is used even if effectively no access right is removed.) A nilpage specifies a no-op.
0rwx	Any access bit set to 1 revokes the corresponding access right. A 0-bit specifies that the corresponding access right should not be affected. Typical examples:
=0111	Complete unmap of the fpage.
=0010	Partial unmap, revoke writability only. As a result, the fpage is set to read-only.
=0000	No unmap. This case is particularly useful if only <i>dirty</i> and <i>accessed</i> bits should be read and reset without changing the mapping.

Output Parameters

FpageList $MR_{0...k}$ The accessed status bits in the fpages are updated.

Fpage MR _i	fpage (28/58)	0 <i>R W X</i>
	The status bits <i>Referenced</i> , <i>Written</i> , and <i>eXecuted</i> of all pages are reset and the bitwise OR-ed old values of all the processe For processors that do not differentiate between read access bits are unified: either both are set or both are reset. Reset operation. However, the status bit values for pages within the accesses performed on recursive mappings.	processed by the unmap operation of pages are delivered in MR $_{0k}$. and execute access, the <i>R</i> and <i>X</i> tting status bits is not a recursive the current space will also reflect
R = 0	No part of the fpage has been <i>Referenced</i> after the last unmap operation). This includes all recursively mapped pages. <i>Remark:</i> The meaning of <i>referenced</i> slightly differs from <i>read</i> not only no read access but that also no write and execute acc	opperation (or after the initial map <i>l</i> . Not being referenced means that ess occurred.
<i>R</i> = 1	At least one page of the specified fpage (including all recursi after the last unmap operation (or after the initial map operation <i>Remark:</i> The meaning of <i>referenced</i> slightly differs from r accesses also set the R bit.	ve mappings) has been referenced on). All in-kernel R bits are reset <i>ead</i> . Write accesses and execute
W = 0	No part of the fpage has been written after the last unmap of operation), i.e., the fpage is <i>clean</i> . This includes all recursively	operation (or after the initial map ly mapped pages.
W = 1	At least one page of the specified fpage (including all recursive the last unmap operation (or after the initial map operation), i All in-kernel dirty bits are reset.	e mappings) has been written after .e., the fpage is <i>dirty</i> .
X = 0	No part of the fpage has been <i>eXecuted</i> after the last unmap operation). This includes all recursively mapped pages.	operation (or after the initial map
<i>X</i> = 1	At least one page of the specified fpage (including all recurs after the last unmap operation (or after the initial map operation <i>Remark:</i> For processors that do not differentiate between real is set to 1 iff $R = 1$.	sive mappings) has been executed on). All in-kernel X bits are reset. d and execute accesses, the X bit

Pagefaults

No pagefaults will happen.

Generic Programming Interface

System-Call Function:

#include <l4/space.h>

void Unmap (Word control)

Convenience Programming Interface

Derived Functions:

#include <l4/space.h>

 $\begin{array}{ll} Fpage \ \textit{Unmap} & (Fpage f) & [UnmapFpage] \\ & \left\{ \ \text{LoadMR} & (0, f); \ \text{Unmap} & (0); \ \text{StoreMR} & (0, f); \ f \end{array} \right\} \\ \textit{void } \ \textit{Unmap} & (\textit{Word } n, \ \textit{Fpage\&} \ [n] \ \textit{fpages}) & [UnmapFpages] \\ & \left\{ \ \text{LoadMRs} & (0, n, \ \text{fpages}); \ \text{Unmap} & (n-1); \ \text{StoreMRs} & (0, n, \ \text{fpages}); \end{array} \right\}$

Recursively unmaps the specified fpage(s) from all address spaces except the current one.

Fpage Flush (Fpage f)

{ LoadMR (0, f); Unmap (64); StoreMR (0, f); f }

void **Flush** (Word n, Fpage& [n] fpages)

[FlushFpages]

 $\{ \text{ LoadMRs} (0, n, \text{fpages}); \text{Unmap} (64 + n - 1); \text{StoreMRs} (0, n, \text{fpages}); \}$

Recursively unmaps the specified fpage(s) from all address spaces, including the current one.

Fpage GetStatus (Fpage f)

 $\{ LoadMR (0, f - FullyAccessible); Unmap (0); StoreMR (0, f); f \}$

Resets and delivers the status bits of the specified fpage.

Bool WasReferenced (Fpage f)

Bool WasWritten (Fpage f)

Bool WaseXecuted (Fpage f)

Checks the status bits of specified fpage. The specified fpage must be the output of an *Unmap* (), *Flush* (), or *GetStatus* () function.

4.3 SPACECONTROL [Privileged Systemcall]

ThreadId	$SpaceSpecifier \longrightarrow$	Word	result
Word	control	Word	control
Fpage	KernelInterfacePageArea		
Fpage	UtcbArea		
ThreadId	Redirector		

A privileged thread, e.g., the root server, can configure address spaces through this function.

SpaceSpecifier Since address spaces do not have ids, a thread ID is used as SpaceSpecifier. It specifies the address space in which the thread resides. The SpaceSpecifier thread must exist although it may be inactive or not yet started. In particular, the thread may reside in an empty address space that is not yet completely created.

KernelInterfacePageArea

Specifies the fpage where the kernel should map the kernel interface page. The supplied fpage must have a size specified in the *KipAreaInfo* field of the kernel interface page, must fit entirely into the user-accessible part of the address space and must not overlap with the UTCB area (see below). Address 0 of the kernel interface page is mapped to the fpage's base address. The value is ignored if there is at least one active thread in the address space.

KipAreaInfo [KernelInterfacePage Field]

Permits calculation of the appropriate page size of the KernelInterface area fpage.

	\sim (26/58)	<i>s</i> (6)	
8	The size of the kernel interface page area is 2^s .		
UtcbArea	Specifies the fpage where the kernel should map the U address space. The fpage must fit entirely into the user-a must not overlap with the KIP area. The fpage size has hardware-page size. In fact, the size of the UTCB area rest that can be created in the address space. See the kernel into that is required for UTCBs. The value is ignored if there is at least one active thread i	TCBs of all t ccessible part s to be at leas stricts the max erface page for n the address s	hreads executing in the of an address space and t the smallest supported imum number of threads the space and alignment space.

UtcbInfo [KernelInterfacePage Field]

Permits to calculate the appropriate page size of the UTCB area fpage and specifies the size and alignment of UTCBs. Note that the size restricts the total number of threads that can reside in an address space.

3 (6) $(10/42) $ $3 (6) $ $(6) $ (10)

The minimal *area size* for an address space's UTCB area is 2^s . The size of the UTCB area limits the total number of threads k to $2^a mk \le 2^s$.

m UTCB size multiplier.

s

Redirector = nilthre	ead The current redirector setting for the specified space is not modified.
Redirector = anythr	read All threads within the specified space are allowed to communicate with any thread in the system.
Redirector ≠ anythr	read, \neq nilthread All threads within the specified address space are only allowed to send an IPC to a local thread or to a thread in the same address space as the specified redirector. All other send operations will be deflected to the redirector, the <i>redirected bit</i> (see page 62) in the received message will be set, and the <i>IntendedReceiver</i> TCR will indicate the intended receiver of the message.
control	The control field is architecture specific (see Appendix A.5). It is undefined for some architectures, but should for reasons of upward compatibility be set to zero.
	Output Parameters
result	The result is 1 if the operation succeeded, otherwise the result is 0 and the ErrorCode TCR indicates the failure reason.
ErrorCode [TCR]	Set if $result = 0$. Undefined if $result \neq 0$.
= 1	No privilege. Current thread does not have privilege to perform operation.
= 3	Invalid space. The SpaceSpecifier parameter specified an invalid thread ID.
= 6	Invalid UTCB area. Specified UTCB area too small (see UTCB info on page 4) or not within user accessible virtual memory region (see Memory Descriptors on page 5).
= 7	Invalid KIP area. Specified KIP area too small (see KIP area info on page 4) or not within user accessible virtual memory region (see Memory Descriptors on page 5) or KIP area overlaps with UTCB area.
control	Delivers the space control value that was effective for the thread when the operation was invoked. The value is architecture specific.
No pagefaults will happ	Pagefaults en.
	Generic Programming Interface
System-Call Functio	n:

#include <l4/space.h>

a

Word **SpaceControl** (ThreadId SpaceSpecifier, Word control, Fpage KernelInterfacePageArea, UtcbArea, ThreadId Redirector, Word& old_Control)

Convenience Programming Interface

Support Functions:

Word ErrorCode () Word ErrNoPrivilege Word ErrInvalidSpace Word ErrUtcbArea Word ErrKipArea

SPACECONTROL

Chapter 5

IPC

5.1 Messages And Message Registers (MRs) [Virtual Registers]

Messages can be sent and received through the IPC system call (see page 59). Basically, the sender writes a message into the sender's message registers (MRs) and the receiver reads it from the receiver's MRs. Each thread has 64 MRs, MR $_{0...63}$. A message can use some or all MRs to transfer untyped words; it can include memory strings and fpages which are also specified using MRs.

MRs are *virtual registers* (see page 11), but they are more transient than TCRs. *MRs are read-once registers:* once an MR has been read, its value is undefined until the MR is written again. The send phase of an IPC implicitly reads all MRs; the receive phase writes the received message into MRs.

The read-once property permits to implement MRs not only by special registers or memory locations, but also by general registers. Writing to such an MR has to block the corresponding general register for code-generator use; reading the MR can release it. Typically, code generated by an IDL compiler will load MRs just before an IPC system call and store them to user variables just afterwards.

Messages

A message consists of up to 3 sections: the mandatory *message tag*, followed by an optional *untyped-words* section, followed by an optional *typed-items* section. The message tag is always held in MR₀. It contains message control information and the *message label* which can be freely set by the user. The kernel associates no semantics with it. Often, the message label is used to encode a request key or to define the method that should be invoked by the message.

MsgTag [MR ₀]	label (16/48)	flags (4)	$t_{(6)}$	$u_{(6)}$	
u	Number of untyped words follow a message without untyped word	ving word 0. s.	MR_{1u} ho	old the untype	d words. $u = 0$ denotes
t	Number of typed-item words fo words are present. The typed it t = 0.	llowing the t tems use MF	untyped work a_{u+1u+t} .	rds or the me A message v	ssage tag if no untyped without typed items has
flags	Message flags, see IPC systemcal	ll, page 59.			
label	Freely available, often used to sp	ecify the requ	uest type or	invoked meth	od.

untyped words $[MR_{1...u}]$

The optional untyped-words section holds arbitrary data that is untyped from the kernel's point of view. The data is simply copied to the receiver. The kernel associates no semantics with it.

typed items $[MR_{u+1...u+t}]$

The optional typed-items section is a sequence of items such as *string items* (page 54), *map items* (page 51), and *grant items* (page 53). Typed message items have their type encoded in the lowermost 4 bits of their first word:

0hhC	StringItem	see page 54
100C	MapItem	see page 51
101C	GrantItem	see page 53
110C	Reserved	
111C	Reserved	

The C bit signals whether the typed item is followed by another typed item (C = 1) or is the last one of the typed-item section (C = 0). The typed items *must* exactly fit into MR $_{u+1...u+t}$.

Note that C and t redundantly describe the message. This is by intention. The C bit allows efficient message parsing, whereas t + u can be used to store all MRs of a message to memory without parsing the complete message. Upon message sending, the C bits are completely ignored. The kernel will, however, ensure that the MRs on the receiver side will have the C bits set properly.

Example Messages

struct (label, Word [2] w)

Word w_{2} (32/64)				
Word $w_{1 (32/64)}$				
label (16/48)	flags	t = 0	u = 2	MR ₀

struct (label, MapItem m)

MapIt	em m			1000	MR 1,2
label (16/48)	flags	t = 2	1	u = 0	MR ₀

struct (label, Word w, StringItem s_1, s_2)



struct (label, Word [3] w, MapItem m, GrantItem g, StringItem s)



Generic Programming Interface

The listed generic functions permit user code to access message registers independently of the processor-specific MR model. All functions are user-level functions; the microkernel is not involved.

MsgTag

```
#include <l4/ipc.h>
struct MsgTag { Word raw }
MsgTag Niltag
                  A message tag with no untyped or typed words, no label, and no flags.
Bool == (MsgTag l, r)
                                                                                          [IsMsgTagEqual]
Bool != (MsgTag l, r)
                                                                                       [IsMsgTagNotEqual]
                  Compares all field values of two message tags.
Word Label (Msg Tag t)
Word UntypedWords (Msg Tag t)
Word TypedWords (Msg Tag t)
                  Delivers the message label, number of untyped words, and number of typed words, respectively.
MsgTag + (MsgTag t, Word label)
                                                                                        [MsgTagAddLabel]
MsgTag + = (MsgTag t, Word label)
                                                                                      [MsgTagAddLabelTo]
                  Adds a label to a message tag. Old label information is overwritten by the new label.
MsgTag MsgTag ()
void Set_MsgTag (MsgTag t)
                  Delivers/sets MR<sub>0</sub>.
```

Convenience Programming Interface

IDL-compiler generated Operations

IDL code generators are not restricted to the generic interface for accessing MRs. Instead, they can use processor-specific methods and thus generate heavily optimized code for MR access.

However, such processor-specific MR operations are not generally defined and should be used exclusively by processor-specific IDL code generators. All other programs must use the operations defined in this generic interface.

Msg

#include <l4/ipc.h>

struct Msg { Word raw [64] }

void Put (Msg& msg, Word l, int u, Word& [u] ut, int t, {MapItem, GrantItem, StringItem} & Items) [MsgPut]
 Loads the specified parameters into the memory object msg. The parameters u and t respectively indicate number of untyped words and number of typed words (i.e., the total size of all typed items). It is assumed that the msg object is large enough to contain all items.

 void Get (Msg& msg, Word& ut, {MapItem, GrantItem, StringItem}& Items)
 [MsgGet]

 Stores the msg object into the specified parameters. Type consistency between the message in the memory object and the specified parameter list is not checked.

MsgTag MsgTag (Msg& msg)	[MsgMsgTag]
<i>void</i> Set_MsgTag (Msg& msg, MsgTag t) Delivers/sets the message tag of the msg object.	[Set_MsgMsgTag]
Word Label (Msg& msg)	[MsgLabel]
<i>void</i> Set Label (<i>Msg</i> & <i>msg</i> , <i>Word label</i>) Delivers/sets the label of the <i>msg</i> object.	[Set_MsgLabel]
<i>void</i> Load ($Msg\&msg$) Loads message registers MR $_{0}$ from the msg object.	[MsgLoad]
void Store ($MsgTag t, Msg\& msg$) Stores the message tag t and the current message begin msg . The number of message registers to be stored is defined as the stored of the store of the	[<i>MsgStore</i>] nning with MR $_1$ to the memory object rived from t .
<i>void Clear</i> (<i>Msg& msg</i>) Empties the <i>msg</i> object (i.e., clears the message tag).	[MsgClear]
void Append (Msg& msg, Word w)	[MsgAppendWord]
void Append (Msg& msg, MapItem m)	[MsgAppendMapItem]
void Append (Msg& msg, GrantItem g)	[MsgAppendGrantItem]
void Append (Msg& msg, StringItem s)	[MsgAppendSimpleStringItem]
void Append (Msg& msg, StringItem& s) Appends an untyped or a typed item to the msg object passed in by reference. A compound string passed by (see page 54). It is assumed that there is enough memo- item.	[<i>MsgAppendStringItem</i>] ct. Compound strings must always be value will be treated as a simple string ry in the <i>msg</i> object to contain the new
void Put (Msg & msg, Word u, Word w) Puts an untyped word at untyped word position u (first u	[<i>MsgPutWord</i>] untyped word has position 0) in the <i>msg</i>

Puts an untyped word at untyped word position u (first untyped word has position 0) in object. It is assumed that the object contains at least u + 1 untyped words.

void **Put** (Msg& msg, Word t, MapItem m)

[MsgPutMapItem]

void Put	(Msg& msg, Word t, GrantItem g)	[MsgPutGrantItem]
void Put	(Msg& msg, Word t, StringItem s)	[MsgPutSimplStringItem]
void Put	(<i>Msg& msg, Word t, StringItem& s</i>) Puts a typed item into the <i>msg</i> object, starting position 0). Compound strings must always passed by value will be treated as a simple strin has enough typed words to contain the new iter	[$MsgPutStringItem$] g at typed word position t (first typed word has be passed in by reference. A compound string g (see page 54). It is assumed that that the object m.
Word Ge	t (Msg& msg, Word u)	[MsgWord]
void Get	(<i>Msg& msg, Word u, Word& w</i>) Delivers the untyped words at position <i>u</i> . It is untyped words.	[$MsgGetWord$] assumed that the object contains at least $u + 1$
Word Ge	t (Msg& msg, Word t, MapItem& m)	[MsgGetMapItem]
Word Ge	t (Msg& msg, Word t, GrantItem& g)	[MsgGetGrantItem]
Word Ge	 <i>t</i> (Msg& msg, Word t, StringItem& s) Delivers the typed item starting at typed word is of the right size and type. Returns the size (in 	[<i>MsgGetStringItem</i>] position <i>t</i> . It is assumed that the requested item n words) of the delivered item.

Low-Level MR Access

#include <l4/ipc.h>

void StoreMR (int i, Word& w) void LoadMR (int i, Word w)

Delivers/sets MR i.

void **StoreMRs** (int i, k, Word& [k] w) void LoadMRs (int i, k, Word& [k] w) Stores/loads MR $_{i...i+k-1}$ to/from memory.

5.2 MapItem [Data Type]

An *fpage* (see page 36) or IO fpage that should be mapped is sent to the mappee as part of a message. A map operation is a no-op within the same address space. The fpage is specified by a two-word descriptor:



access rights rwx The effective access rights for the newly mapped page are calculated by bitwise AND-ing the access rights specified in the *snd fpage* and the access rights that the mapper itself has on that fpage. As such, the mapper can restrict the effective access rights but not widen them.

snd base The send base specifies the semantics of the map operation if the size of the *snd fpage* is larger or smaller than the window in which the receiver is willing to accept a mapping (see page 57). If the size of the *snd fpage*, 2^s , is larger than the receive window, 2^r , the send base indicates which region of the *snd fpage* is transmitted. More precisely:

send region =
$$fpage(addr_s + 2^rk, 2^r)$$
, for some $k \ge 0$:
 $addr_s + 2^rk \le addr_s + (snd base \mod 2^s) \le addr_s + 2^rk + 2^r$

and where $addr_s$ is the base address of the *snd fpage*. If the size of the *snd fpage*, 2^s , is smaller than the receive window, 2^r , the send base indicates where in the receive window the *snd fpage* is mapped. More precisely:

receive region = fpage ($addr_r + 2^sk, 2^s$), for some $k \ge 0$: $addr_r + 2^sk \le addr_r + (snd base \mod 2^r) < addr_r + 2^sk + 2^s$

and where $addr_r$ is the base address of the receive window.

Pages already mapped in the mappee's address space that would conflict with new mappings are implicitly unmapped before new pages are mapped. For performance reasons extension of access rights is possible without prior unmapping, iff the very same mapping already exists. This is the case, when

- the mapper maps from the same address space as the existing mapping; and
- the mapper maps from the same virtual source address as the existing mapping; and
- the mapper maps to the same virtual destination address as the existing mapping; and
- the object (physical address) is the same as the existing mapping.

Access rights can not be revoked by mapping. The access rights of the resulting mapping are a bitwise OR of the existing and the new mapping's access rights. Access rights are not extended recursively.

Generic Programming Interface

#include <l4/ipc.h>

struct MAPITEM { Word raw [2] }

MapItem MapItem (Fpage f, Word SndBase) Delivers a map item with the specified fpage and send base.

[IsMapItem]

Bool MapItem (MapItem m) Delivers true if map item is valid. Otherwise delivers false.

Fpage SndFpage (MapItem m)

Word SndBase (MapItem m)

Delivers fpage/send base of map item.

[MapItemSndFpage] [MapItemSndBase]

5.3 GrantItem [Data Type]

An *fpage* (see page 36) or IO fpage that should be granted is sent to the mappee as part of a message. It is specified by a two-word descriptor:



access rights rwx The effective access rights for the granted page are calculated by bitwise anding the access rights specified in the *snd fpage* and the access rights that the mapper itself has on that fpage. As such, the granter can restrict the effective access rights but not widen them.

snd base The send base specifies the semantics of the map operation if the size of the *snd fpage* is larger or smaller than the window in which the receiver is willing to accept a mapping (see page 57). If the size of the *snd fpage*, 2^s , is larger than the receive window, 2^r , the send base indicates which region of the *snd fpage* is transmitted. More precisely:

send region = fpage (addr_s + 2^rk, 2^r), for some
$$k \ge 0$$
:
addr_s + 2^rk \le addr_s + (snd base mod 2^s) $<$ addr_s + 2^rk + 2^r

and where $addr_s$ is the base address of the *snd fpage*. If the size of the *snd fpage*, 2^s , is smaller than the receive window, 2^r , the send base indicates where in the receive window the *snd fpage* is mapped. More precisely:

receive region = fpage ($addr_r + 2^sk, 2^s$), for some $k \ge 0$: $addr_r + 2^sk \le addr_r + (snd base \mod 2^r) < addr_r + 2^sk + 2^s$

and where $addr_r$ is the base address of the receive window.

Pages already mapped in the grantee's address space that would conflict with new mappings are implicitly unmapped before new pages are mapped.

Generic Programming Interface

#include <l4/ipc.h>

struct GRANTITEM { Word raw[2] }

GrantItem (Fpage f, Word SndBase) Delivers a grant item with the specified fpage and send base.

 Bool GrantItem (GrantItem g)
 [IsGrantItem]

 Delivers true if grant item is valid. Otherwise delivers false.

Fpage **SndFpage** (*GrantItem* g)

Word **SndBase** (GrantItem g)

Delivers fpage/send base of grant item.

[GrantItemSndFpage] [GrantItemSndBase]

5.4 StringItem [Data Type]

A string item specifies a sequence of bytes in user space. No alignment is required, the maximal string size is 4 MB. In send messages, such a string is copied to the receiver buffer when transferring the message. String items are also used to specify receive buffers in buffer registers on the receiver's side.

Simple String

A simple string is a contiguous sequence of bytes.

string ptr (32/64)				MR_{i+1}
string length $(22/54)$	0	0 (5)	0 h h C	MR $_i$

string ptrThe start address of the string to be sent or the start address of the buffer for receiving a string (no
alignment restrictions). However, the string/buffer must fit entirely into the legally addressable
user space.string lengthThe length of the string to be sent or the size of the receive buffer. In the second case, strings
up to (including) this length can be received. Maximum string length is 4 M bytes, even if the
according field is 54 bits wide on 64-bit processors.hhCacheability hint. Except for hh = 00, the semantics of this parameter depends on the processor
type (see Appendices A.6 and B.5).hh = 00Use the processor's default cacheability strategy. Typically, cache lines are allocated for data
read and written (assuming that the processor's default strategy is write-back and write-allocate).

Compound String

A compound string is a noncontiguous string that consists of multiple contiguous substrings which can be scattered around the entire user address space. The substrings must not overlap. For send and receive IPC operations, a compound string is handled as a single logical string. When sending such a string through IPC, the substrings are transferred as if they were one contiguous string (gather). On the receiver side, a compound string buffer is treated as one logical buffer. The corresponding received string is scattered among the compound buffer's substrings.

A compound string can be specified as a sequence of substrings where each substring has the form of a simple string except that the *continuation* flag c is set for all but the last substring. If j subsequent substrings have the same size, e.g., for equally sized buffers, a single length word can be used for all j substrings so that only j + 1 words instead of 2j words are required.

length word	substring length $(22/54)$ c $j-1$ $_{(5)}$ 0 h h C
	The type information $0hhC$ is only required for the first word of a string descriptor. The field is ignored for further length words in a compound-string descriptor.
j	Number of subsequent string-ptr words. These string ptrs specify j substrings that have all the same substring length.
c = 0	Continuation flag reset. The compound string descriptor ends with the j^{th} string ptr word following the current length word.

c = 1 Continuation flag set. The current length word and *j* string-ptr words are followed by (at least) one substring descriptor, i.e., another length word, etc.

Example

substring $_{j+1}$ ptr $_{(32/64)}$			MR $_{i+j+2}$	
substring $_{j+1}$ length $_{(22/54)}$	0	0 (5)	0 (4)	MR_{i+j+1}
substring _j ptr (32/64)				MR_{i+j}
				•
substring ₁ ptr (32/64)				MR_{i+1}
substring _{1j} length $(22/54)$	1	$j - 1_{(5)}$	0 h h C	MR i

Generic Programming Interface			
#include <l4 ipc.<="" td=""><td>h></td></l4>	h>		
struct STRINGITE	EM { Word raw[*] }		
Bool StringItem	(<i>StringItem& s</i>) [<i>IsStringItem</i>] Delivers true if string item is valid. Otherwise delivers false.		
Bool CompundSt	ring (StringItem& s) Delivers the c-flag value (true = set).		
Word Substrings	(StringItem& s)		
void* Substring	(StringItem& s, Word n) Delivers number of substrings/address of <i>n</i> th substring.		
StringItem String .	<i>Item</i> (<i>int size, void* address</i>) Delivers a simple string item with the specified size and location.		
StringItem & +=	(<i>StringItem& dest, StringItem AdditionalSubstring</i>) [AddSubstringTo] Append substring to the string item. It is assumed that there is enough memory in the string item to contain the new substring.		
StringItem & +=	(<i>StringItem& dest, void* AdditionalSubstringAddress</i>) [<i>AddSubstringAddressTo</i>] Append a new substring pointer to the string item. It is assumed that there is enough memory in the string item to contain the new substring pointer.		

Convenience Programming Interface

Support Functions:

 $\#include <\!\!l4\!/ipc.h\!>$

struct CACHEALLOCATIONHINT { Word raw }

CacheAllocationHint UseDefaultCacheLineAllocation

Bool == (CacheAllocationHint l, r)	[IsCacheAllocationHintEqual]
Bool != (CacheAllocationHint l, r) Compares two cache allocation hints.	[IsCacheAllocationHintNotEqual]
<i>CacheAllocationHint</i> CacheAllocationHint (<i>StringItem s</i>) Delivers the cache allocation hint of the string item.	
StringItem + (StringItem s, CacheAllocationHint h)	[AddCacheAllocationHint]
StringItem += (StringItem s, CacheAllocationHint h) Adds a cache allocation hint to a string item. An already end	[<i>AddCacheAllocationHintTo</i>] xisting hint is overwritten.

5.5 String Buffers And Buffer Registers (BRs) [Pseudo Registers]

For receiving messages that contain string items, the receiver has to specify appropriate string buffers. Such buffers are described by string items (see page 54). A buffer can be contiguous (simple string) or non-contiguous (compound string).

Such buffer descriptors are held in 33 per-thread Buffer Registers BR_{0...32}. The number of buffer registers is sufficient to specify, for example, one compound buffer of 31 equally-sized sub-buffers. Up to 16 buffers can be specified provided that not more than 33 BRs are required.

When a message is received, the first message string item is copied into the first buffer string item which starts at BR $_1$; the next message string item is copied to the next buffer string item, etc. The list of buffer strings is terminated by having the *C* bit in the item type specifier of the last string zeroed.

BRs are *registers* in the sense that they are per-thread objects and can only be addressed directly, not indirectly through pointers. BRs are static objects like TCRs, i.e., they keep their values until explicitly modified. BRs can be mapped to either special registers or to memory locations.

Acceptor [BR ₀]	RcvWindow (28/60)	000s	
	BR $_0$ specifies which typed items are accepted when a message	e is received.	
RcvWindow	Fpage (without access bits) that specifies the address-space window in which mappings and grants are accepted. <i>Nilpage</i> denies any mapping or granting; <i>CompleteAddressSpace</i> accepts any mapping or granting.		
8	StringItems are accepted iff $s = 1$.		

buffer string items [BR_{1...}]

contain the valid buffer string items. Ignored if s = 0 in BR $_0$.

Generic Programming Interface

The listed generic functions permit user code to access buffer registers independently of the processor-specific BR model. All functions are user-level functions; the microkernel is not involved.

Acceptor

#include <l4/ipc.h>

struct ACCEPTOR { Word raw }

Acceptor UntypedWordsAcceptor

Acceptor StringItemsAcceptor

Acceptor MapGrantItems (Fpage RcvWindow)

Delivers an acceptor which allows untyped words, string items, or mappings and grants.

Acceptor + (Acceptor l, r)	[AddAcceptor]
Acceptor += (Acceptor l, r) Adds mappings/grants or string items to an acceptor. replace an existing window.	[AddAcceptorTo] Adding a non-nil receive window will
Acceptor - (Acceptor l, r)	[RemoveAcceptor]
Acceptor -= (Acceptor l, r) Removes mappings/grants or string items from an accep will deny <i>all</i> mappings or grants, regardless of the size of	[<i>RemoveAcceptorFrom</i>] tor. Removing a non-nil receive window of the receive window.

Bool StringItems (Acceptor a) [HasStringItems] Bool MapGrantItems (Acceptor a) [HasMapGrantItems] Checks whether string items/mappings are allowed. Fpage **RcvWindow** (Acceptor a) Delivers the address space window where mappings and grants are accepted. Delivers nilpage if mappings or grants are not allowed. void Accept (Acceptor a) Sets BR₀. void Accept (Acceptor a, MsgBuffer& b) [AcceptStrings] Sets BR $_0$ and loads the buffer description b into BR $_{1...}$. Acceptor Accepted () Delivers BR₀. **Convenience Programming Interface** MsgBuffer

#include <l4/ipc.h>

struct MSGBUFFER { Word raw [32] }

void Clear (MsgBuffer& b)	[MsgBufferClear]
	Clears the message buffer (i.e., inserts a sing	le empty string into it).
void Append	(MsgBuffer& b, StringItem s)	[MsgBufferAppendSimpleRcvString]
void Append	(<i>MsgBuffer& b, StringItem * s</i>) Appends a string buffer to the message buffer reference. A compound string passed by val that there is enough memory in the message	[<i>MsgBufferAppendRcvString</i>] er. Compound strings must always be passed in by ue will be treated as a simple string. It is assumed buffer object to contain the new string buffer.

Low-Level BR Access

#include <l4/ipc.h>
void StoreBR (int i, Word& w)
void LoadBR (int i, Word w)
Delivers/sets the value of BR i.
void StoreBRs (int i, k, Word& [k])
void LoadBRs (int i, k, Word& [k])
Stores/loads BR i...i+k-1 to/from memory.

Code generators of IDL and other compilers are not restricted to the generic interface. They can use any processor-specific methods and optimizations to access BRs.
5.6 IPC [Systemcall]

ThreadId	to	\longrightarrow	ThreadId	from	
ThreadId	FromSpecifier				
Word	Timeouts				

IPC is the fundamental operation for inter-process communication and synchronization. It can be used for intra- and inter-address-space communication. All communication is synchronous and unbuffered: a message is transferred from the sender to the recipient if and only if the recipient has invoked a corresponding IPC operation. The sender blocks until this happens or until a period specified by the sender has elapsed without the destination becoming ready to receive.

IPC can be used to copy data as well as to *map* or *grant* fpages from the sender to the recipient. For the description of messages see page 46. A single IPC call combines an optional send phase and an optional receive phase. Which phases are included is determined by the parameters *to* and *FromSpecifier*. Transitions between send phase and receive phase are atomic.

Ipc operations are also controlled by MRs, BRs and some TCRs. *RcvTimeout* and *SndTimeout* are directly specified as system-call parameters. Each timeout can be $0, \infty$ (i.e., never expire), relative or absolute. For details on timeouts see page 28.

Variants

To enable implementation-specific optimizations, there exist two variants of the IPC system call. Functionally, both variants are identical. Transparently to the user, a kernel implementation can unify both variants or implement differently optimized functions.

Ірс	Default IPC function. Must always be used except if all criteria for using LIPC are fulfilled.
LIPC	IPC function that may be optimized for sending messages to local threads. Should be used whenever it is absolutely clear that in the overwhelming majority of all invocations
	• a send phase is included; <i>and</i>
	• the destination thread is specified as a local thread ID; and
	• a receive phase is included; <i>and</i>
	• the destination thread runs on the same processor; and
	• the RcvTimeout is ∞ , and
	• the IPC includes no map/grant operations.

Input Parameters

to = nilthread	IPC includes no send phase.
$to \neq nilthread$	Destination thread; IPC includes a send phase

FromSpecifier = nilthread

IPC includes no receive phase.

FromSpecifier = *anythread*

IPC includes a receive phase. Incoming messages are accepted from any thread (including hardware interrupts).

FromSpecifier = anylocalthread

IPC includes a receive phase. Incoming messages are accepted from any thread that resides in the current address space.

FromSpecifier \neq *nilthread*, \neq *anythread*, \neq *anylocalthread*

Ipc includes a receive phase. Incoming messages are accepted only from the specified thread. (Note that hardware interrupts can be specified.)

Timeouts	SndTimeout (16)	RcvTimeout (16)	
RcvTimeout	The receive phase waits until either for send-only IPC operations. For relative receive timeout values, successfully completed. If the rec started IPC fails with "receive timeo period is 0.	a message transfer starts or the $RcvT$, the receive timeout starts to run <i>a</i> eive timeout expires before the me out". A pending incoming message <i>a</i>	<i>Timeout</i> expires. Ignored <i>after</i> the send phase has assage transfer has been <i>is</i> received if the timeout
SndTimeout	If the send timeout expires before t "send timeout". A send timeout of ready to receive when the send IPC without blocking.	he message transfer could start the 0 ensures that IPC happens only if operation is invoked. Otherwise, IP	IPC operation fails with the addressed receiver is C fails immediately, i.e.,

MsgTag [MR ₀]	label (16/48)	0 ₍₃₎ p	$t_{(6)}$	$u_{(6)}$	
	Message head of the message to be lower 16 bits hold the <i>SndControl</i> p some control bits; ignored if no sen	e sent. Only parameter. I d phase.	y the upper It describes	r 16/48 bits a s the message	re freely available. The to be sent and contains
u	Number of untyped words followin a message with no untyped words.	g word 0. N	MR_{1u} ho	ld the untype	d words. $u = 0$ denotes
t	Number of words holding typed ite untyped words are present). The typ MR $_{63}$. $t = 0$ denotes a message with	ms that foll ped items us thout typed	low the unt se MR $_{u+1}$ items.	yped words (and following	or the message tag if no g MRs, potentially up to
p=0	Normal (unpropagated) send operat	ion. The rec	cipient gets	the original s	sender's id.
<i>p</i> =1	Propagating send operation. The V (i.e., the thread to send the messag current sender and receiver reside i Otherwise, IPC occurs unpropagate interrupt thread waiting (closed) for for the originator thread (or there ex- sender). If propagation is permitted, the recei- id, the p bit in the receiver's MsgTa, <i>ActualSender</i> TCR. If the originator the originator's state is additionally the current sender.	<i>TirtualSende</i> e on behalf n the same d. Propagat r the currer kists a chain iver receives g is set, and thread is wa modified so	er TCR spe cof). If ori address sp tion is also not thread, co of redirec s the origina the curren aiting (closs o that it now	ecifies the id of ginator thread ace, propagat allowed if th or if the curre tors from the ator's id instead t sender's id i ed) for a reply v waits for the	of the originator thread. d and current sender, or ion is always permitted. e originator thread is an nt sender is a redirector originator to the current ad of the current sender's s stored in the receiver's from the current sender, e new receiver instead of
label	Freely available, often used to speci	ify the reque	est type or	invoked meth	od, respectively.
$[MR_{1u}]$	Untyped words to be sent. Ignored	if no send p	hase.		
$[\mathbf{MR}_{u+1u+t}]$	Typed items to be sent. Ignored if n	o send phas	se.		

XferTimeouts [TCR]

XferTimeout Snd (16)	XferTimeout Rcv (16)
----------------------	----------------------

Once a message transfer has been started, the time for transferring the message is roughly bounded by the minimum of sender's and receiver's *XferTimeout.* "Roughly" means that xfer timeouts are only checked when message copy raises a pagefault in the sender's or in the receiver's address space. Copying data and mapping/granting is assumed to take no time. A relative transfer timeout always refers to the beginning of the message transfer (actually when the first page fault is raised). Logically, at that point it is transferred into an absolute timeout which then is used as send and receive timeout for the first and all subsequent page-fault RPCs in the message transfer.

If the effective transfer timeout expires during the message transfer, IPC fails with "xfer timeout" (on both sides). Additional information specifies whether the page fault was in the receiver's or in the sender's address space and which part of the message was already transferred. Each thread has two transfer timeouts. One for the send phase and one for the receive phase.

Acceptor [BR ₀]	RcvWindow (28/60)	000s
	BR $_0$ specifies which typed items are accepted when a message	e is received.
RcvWindow	Fpage (without access bits) that specifies the address-space grants are accepted. <i>Nilpage</i> denies any mapping or granting any mapping or granting.	window in which mappings and ; <i>CompleteAddressSpace</i> accepts
8	StringItems are accepted iff $s = 1$.	
buffer string items	[BR ₁] contain the valid buffer string items. Ignored if $s = 0$ in BR ₀ .	

Output Parameters

from	Thread ID of the sender from w <i>thread IDs</i> iff they identify a thread does not matter whether the send Only defined for IPC operations	which the IPC ead executing ler specified th that include a	was receive in the same he destination receive pha	ed. Thread I address spa on as local o ase.	IDs are delivered as <i>local</i> ce as the current thread. It r global id.
MsgTag [MR ₀]	label (16/48)	EXrp	t $_{(6)}$	u (6)]
	If the IPC operation included a message. The upper 16/48 bits received message, contain the er MR_0 is defined even if the IPC o MR ₀ returns the error indicator.	receive phase contain the u ror indicator, <i>pperation did r</i>	e, MR ₀ con user-specific and the cross not include of	tains the me ed label. Th ss-processor a receive pha	essage tag of the received the lower bits describe the IPC indicator. <i>ase</i> . In the send-only case,
u	Number of untyped words follow tions without receive phase, $u =$	wing word 0. = 0 is delivered	u = 0 mead.	ins no untyp	ed words. For IPC opera-
t	Number of received words that I tions without receive phase, $t =$	hold typed iter 0 is delivered	ms. $t = 0$ ms.	neans no typ	ped items. For IPC opera-
p	Propagated IPC. If reset $(p = 0)$ gated and the <i>FromSpecifier</i> indi id of the thread which performed	the IPC was the orig	not propaga inator threa ion.	tted. If set (p d's id. The A	0 = 1) the IPC was propa- ActualSender specifies the

r	Redirected IPC. If reset $(r = 0)$ the IPC was not a redirected one. If set $(r = 1)$ the IPC was redirected to the current thread, and the <i>IntendedReceiver</i> TCR specifies the id of the thread supposed to receive the message.	
X	Cross-processor IPC. If reset $(X = 0)$ the received IPC came from a thread running on the same processor as the receiver. If set $(X = 1)$ the received IPC was cross-processor. For IPC operations without receive phase, $X = 0$ is delivered.	
Ε	Error indicator. If reset $(E = 0)$ the IPC operation terminated successful. If set $(E = 1)$ IPC failed. If the send phase was successful but a receive timeout occurred afterwards, or if a message could only be partially transferred, the entire IPC fails. The error code and additional information can be retrieved from the ErrorCode TCR. The fields <i>label</i> , t, and u are valid if the error code signals a partially received message.	
label	Label of the received message. For IPC operations without receive phase, the label is 0.	
[MR _{1u}]	Untyped words that have been received. Undefined if no receive phase.	
$[\mathbf{MR}_{u+1u+k}]$	Typed items that have been received. Undefined if no receive phase.	
ErrorCode [TCR]	$\begin{array}{ c c c c c }\hline x & e & \hline \\ \hline x & \hline \\ \hline & e & \hline \\ \hline \\ Only defined if the error indicator E in MR_0 is set. IPC failed, i.e., was not correctly completed. \end{array}$	
	The x field depends on the error code, see below. The p field specifies whether the error occurred during send or receive phase. If the error occurred during the receive phase the send phase (if any) was completed successfully before. If the error occurred during the send phase, the receive	

 $\sim (28/60)$

Canceled by another thread (system call exchange registers).

offset (28/60)

sender and receiver to exactly determine the reason.

Xfer timeout during page fault in the invoker's address space.

error is signaled only to the thread that invoked the failing IPC operation.

Specifies whether the error occurred during the send phase (p = 0) or the receive phase (p = 1).

Error happened before a partner thread was involved in the message transfer. Therefore, the

Non-existing partner. If the error occurred in the send phase, to does not exist. (Anythread as

a destination is illegal and will also raise this error.) If the error occurred in the receive phase, *FromSpecifier* does not exist. (*FromSpecifier* = *anythread* is legal, and thus will never raise this

A partner thread is already involved in the IPC operation, and the error is therefore signaled to

The message transfer has been started and could not be completed. The offset identifies exactly

A message overflow can occur (1) if a receiving buffer string is too short, (2) if not enough buffer string items are present, and (4) if a map/grant of an fpage fails because the system has not enough page-table space available. The *offset* in conjunction with the received MRs permits

the number of bytes that have been been transferred successfully so far through string items.

e (3) p

e (3) p

phase (if any) was skipped.

From is undefined in this case.

Timeout.

error.)

both threads.

Message Overflow.

p

e = 1

e = 2

e = 3

e = 4

e = 5

errors 4,5,6,7

offset

errors 1, 2,3

e = 6 *Xfer timeout* during page fault in the partner's address space.

e = 7 Aborted by another thread (system call exchange registers).

Pagefaults

Three different types of pagefault can occur during ipc: pre-send, post-receive, and xfer pagefaults. Only xfer pagefault are critical from a security point of view. Fortunately, messages without strings will never raise xfer pagefaults and need thus no special pagefault provisions:

Pre-send pagefaults

happen in the sender's context *before* the message transfer has really started. The destination thread is not involved; in particular, it is not locked. Therefore, the destination thread might receive another message or time out while the sender's pre-send pagefault is handled. Send and transfer timeouts do not control pre-send pagefaults. Pre-send pagefaults are uncritical from a security point of view, since only the sender's own pager is involved and only the sender could suffer from its potential misbehavior.

Post-receive pagefaults

happen in the receiver's context *after* the message has been transferred. The sender thread is no longer involved, especially, it is no longer locked. Consequently, post-receive pagefault are not subject to send and transfer timeouts. Like pre-send pagefaults, post-receive pagefaults are also uncritical from a security perspective since only the receiver and its pager are involved.

Xfer pagefaults happen while the message is being transferred and both sender and receiver are involved. Therefore, xfer pagefaults are critical from a security perspective: If such a pagefault occurs in the receiver's space, the sender may be starved by a malicious receiver pager. An xfer pagefault in the sender's space and a malicious sender pager may starve the receiver. As such, xfer pagefaults are controlled by the minimum of sender's and receiver's xfer timeouts.

> However, xfer pagefaults can only happen when transferring strings. Send messages without strings or receive buffers without receive string buffers are guaranteed not to raise xfer pagefaults.

Generic Programming Interface

System-Call Function:

#include <l4/ipc.h>

MsgTag Ipc (ThreadId to, FromSpecifier, Word Timeouts, ThreadId& from) MsgTag Lipc (ThreadId to, FromSpecifier, Word Timeouts, ThreadId& from)

Note that message registers have read-once semantics and that returning the message tag implies reading MR_0 . The contents of the message tag is therefore lost if the application does not implicitly store the return value of IPC or LIPC.

Convenience Programming Interface

Derived Functions:

#include <l4/ipc.h>

MsgTag Call (ThreadId to) { Call (to, never, never) }

MsgTag Call (ThreadId to, Time SndTimeout, RcvTimeout) { Ipc (to, to, Timeouts (SndTimeout, RcvTimeout), -) }	[Call_Timeouts]
MsgTag Send (ThreadId to) { Send (to, never) }	
MsgTag Send (ThreadId to, Time SndTimeout) { Ipc (to, nilthread, Timeouts (SndTimeout, -), -) }	[Send_Timeout]
MsgTag Reply (ThreadId to) { Send (to, ZeroTime) }	
MsgTag Receive (ThreadId from) { Receive (from, never) }	
MsgTag Receive (ThreadId from, Time RcvTimeout) { Ipc (nilthread, from, Timeouts (-, RcvTimeout), -) }	[Receive_Timeout]
MsgTag Wait (ThreadId& from) { Wait (never, from) }	
MsgTag Wait (Time RcvTimeout, ThreadId& from) { Ipc (nilthread, anythread, Timeouts (-, RcvTimeout), from) }	[Wait_Timeout]
MsgTag ReplyWait (ThreadId to, ThreadId& from) { ReplyWait (to, never, from) }	
MsgTag ReplyWait (ThreadId to, Time RcvTimeout, ThreadId& from) { Ipc (to, anythread, Timeouts (TimePeriod(0), RcvTimeout), from) }	[ReplyWait_Timeout]
<pre>void Sleep (Time t) { Set_MsgTag (Receive (MyLocalId, t)) }</pre>	
MsgTag Lcall (ThreadId to) { Lipc (to, to, Timeouts (never, never), -) }	
MsgTag LreplyWait (ThreadId to, ThreadId& from) { Lipc (to, anylocalthread, Timeouts (TimePeriod (0), never), from) }	

Support Functions:

#include <l4/ipc.h>

Bool IpcSucceeded (Msg Tag t)
Bool IpcFailed (Msg Tag t)

Delivers the state of the error indicator (the E bit of MR₀).

Bool IpcPropagated (Msg Tag t)
Bool IpcRedirected (Msg Tag t)

Bool IpcXcpu (Msg Tag t)
Checks if the IPC was propagated/redirected/cross cpu.

Word ErrorCode () ThreadId IntendedReceiver ()

IPC

ThreadId ActualSender () Delivers the error code/intended receiver TCR/actual sender.

void Set_Propagation (Msg& Tag t) Sets the propagation bit.

void Set_VirtualSender (ThreadId t) Sets the virtual sender TCR.

Word Timeouts (*Time SndTimeout, RcvTimeout*) Delivers a word containing both timeout values.

Chapter 6

Miscellaneous

6.1 ExceptionHandler [TCR]

An exception handler thread can be installed to receive exception IPCs.

ExceptionHandler

≠nilthread	specifies the exception handler thread. When a thread raises an exception the kernel sends an exception IPC message on the thread's behalf to the thread's exception handler thread and waits for a response from the exception handler containing the instruction pointer where the thread should continue execution in MR ₁ . The format of the exception IPC message is architecture specific. The architectural registers of the faulting thread, BR ₀ , TCRs, and the MRs containing the exception message are preserved.
=nilthread	No exception handler is specified. If an exception is raised the thread is halted and not scheduled anymore. <i>nilthread is the default value for newly created threads</i> .

Generic Programming Interface

#include <l4/thread.h>

ThreadId ExceptionHandler () void Set_ExceptionHandler (ThreadId new) Delivers/sets the exception handler TCR.

6.2 Cop Flags [TCR]

The coprocessor flags TCR helps the kernel to optimize thread switching for some hardware architectures.

Cop Flags

 $c_7 \dots c_0$

By resetting a c_i -bit to 0, a thread tells the system that it no longer needs coprocessor *i*. If the kernel finds $c_i = 0$, it concludes that registers and state of coprocessor *i* do not have to be saved. However, the kernel ensures that the coprocessor can not be used as a covert channel between different address spaces.

Once a thread has reset bit c_i it *must* set c_i to 1 *before* it issues the next operation on coprocessor *i*. Otherwise, coprocessor registers and state might be arbitrarily modified while using it.

Note that the c_i -bits are write-only. Reading them results in an undefined value. Upon thread creation, all c_i -bits are set to 1.

Generic Programming Interface

#include <l4/thread.h>

void Set_CopFlag (Word n) void Clr_CopFlag (Word n) Sets/clears coprocessor flag c_n .

6.3 PROCESSORCONTROL [Privileged Systemcall]

WordProcessorNo→WordresultWordInternalFrequencyWordExternalFrequencyWordvoltage

Control the internal frequency, external frequency, or voltage for a system processor.

	Input Parameters
ProcessorNo	Specifies the processor to control. Number must be a valid index into the processor descriptor array (see Kernel Interface Page, page 4).
All further input param modified. The following	eters have no effect if the supplied value is -1 , ensuring that the corresponding value is <i>not</i> description always refers to values $\neq -1$.
InternalFrequency	Sets internal frequency for processor to the given value (in kHz).
ExternalFrequency	v Sets external frequency for processor to the given value (in kHz).
voltage	Sets voltage for processor to the given value (in mV). A value of 0 shuts down the processor.
	Output Parameters
result	The result is 1 if the operation succeeded, otherwise the result is 0 and the ErrorCode TCR indicates the failure reason.
ErrorCode [TCR]	Set if $result = 0$. Undefined if $result \neq 0$.
= 1	No privilege. Current thread does not have privilege to perform operation.
Note that the active inte page.	rnal and external frequency of all processors are available to all threads via the kernel interface

Pagefaults

No pagefaults will happen.

Generic Programming Interface

System-Call Function:

#include <l4/misc.h>

Word ProcessorControl (Word ProcessorNo, control, InternalFrequency, ExternalFrequency, voltage)

Convenience Programming Interface

Support Functions:

Word ErrorCode () Word ErrNoPrivilege

6.4 MEMORYCONTROL [Privileged Systemcall]

Word	control	\longrightarrow	Word	result
Word	$attribute_0$			
Word	$attribute_1$			
Word	$attribute_2$			
Word	$attribute_3$			

Set the page attributes of the fpages (MR $_{0...k}$) to the *attribute* specified with the fpage.

Input Parameters

control	0 (26/58)	$k_{(6)}$	
k	Specifies the highest MR $_k$ that holds an fpage to set the at $k + 1$.	tributes. The	number of fpages is thus
attribute _i	Specifies the attribute to associate with an fpage. The shardware specific, except for the value 0 which specifies of	semantics of the semantics of the semantics of the semantic sema	the $attribute_i$ values are tics.
FpageList MR 0k	Fpages to be processed.		
Fpage MR _i	fpage (28/60)	00 a ₍₂₎	
	Fpage to change the attributes. A nilpage specifies a no-op	p.	
а	selects $attribute_a$ to be set as the fpages memory attribute	S.	
	Output Parameters		
result	The result is 1 if the operation succeeded, otherwise the indicates the failure reason.	e result is 0 a	and the ErrorCode TCR
ErrorCode [TCR]	Set if $result = 0$. Undefined if $result \neq 0$.		
=1	No privilege. Current thread does not have privilege to pe	rform operation	on.
= 5	Invalid parameter. Invalid or unsupported memory attribu	te.	

Pagefaults

No pagefaults will happen.

Generic Programming Interface

System-Call Function:

#include <l4/misc.h>

Word MemoryControl (Word control, Word& attributes[4])

Word DefaultMemory

Convenience Programming Interface

Derived Functions:

#include <l4/misc.h>

Word **Set_PagesAttributes** (Word n, Fpage& [n] fpages, Word& [4] attributes) { LoadMRs (0, n, fpages); MemoryControl (n - 1, attributes); }

Support Functions:

Word ErrorCode () Word ErrNoPrivilege Word ErrInvalidParam

MEMORYCONTROL

Chapter 7

Protocols

7.1 Thread Start Protocol [Protocol]

Newly created active threads start immediately by receiving a message from its pager. The received message contains the initial instruction-pointer and stack-pointer for the thread.

From Pager

Initial SP (32/64)					
Initial IP (32/64)					
0 (16/48)	0 (4)	$t = 0_{(6)}$	$u = 2_{(6)}$	MR ₀	

7.2 Interrupt Protocol [Protocol]

Interrupts are delivered as an IPC call to the interrupt handler thread (i.e., the pager of the interrupt thread). The interrupt is disabled until the interrupt handler sends a re-enable message.

From Interrupt Thread

-1 (12/44)	0 (4)	0 (4)	$t = 0_{(6)}$	$u = 0_{(6)}$	MR ₀

To Interrupt Thread

0 (16/48)	0 (4)	$t = 0_{(6)}$	$u = 0_{(6)}$	MR ₀
-----------	-------	---------------	---------------	-----------------

7.3 Pagefault Protocol [Protocol]

A thread generating a pagefault will cause the kernel to transparently generate a pagefault IPC to the faulting thread's pager. The behavior of the faulting thread is undefined if the pager does not exactly follow this protocol.

To Pager



rwx

The rwx bits specify the fault reason:

r	read fault					
w	write fault					

write fault execute fault x

A bit set to one reports the type of the attempted access. On processors that do not differentiate between read and execute accesses, x is never set. Read and execute accesses will both be reported by the r bit.

Acceptor [BR₀]

 \mathbf{BR}_{0} $s = 1_{(6)}$ 0000 0 (22/54)

The acceptor covers the complete user address space. The kernel accepts mappings or grants into this region on behalf of the faulting thread. The received message is discarded.

From Pager

MapItem / GrantItem				
0 (16/48)	0 (4)	$t = 2_{(6)}$	$u = 0_{(6)}$	MR ₀

7.4 Preemption Protocol [Protocol]

From Preempted Thread



The preemption message contains the system clock when the thread was preempted. The preemption message is sent with relative timeout 0. If the message can not be delivered (e.g., due to timeouts) the message is dropped.

7.5 Exception Protocol [Protocol]

The exception IPC contains a label, the faulting instruction pointer, and additional architecture specific exception words. The reply from the exception handler contains a label, an instruction pointer where the faulting thread is resumed, and an optional number of additional architecture specific words.

Note that the stack pointer is not explicitly specified to allow architecture specific optimizations.

To Exception Handler



k Number of exception words.

label specifies the exception type.

= -4 System exceptions are defined for all architectures.

= -5 Architecture specific exceptions.

From Exception Handler

k



Number of exception reply words.

IP Location where execution is resumed in the faulting thread.

7.6 Sigma0 RPC protocol [Protocol]

 σ_0 is the initial address space. Although it is *not* part of the kernel, its basic protocol is defined with the kernel. Specific σ_0 implementations may extend this protocol.

The address space σ_0 is idempotent, i.e., all virtual addresses in this address space are identical to the corresponding physical address. Note that pages requested from σ_0 continue to be mapped idempotently if the receiver specifies its complete address space as receive fpage.

 σ_0 gives pages to the kernel and to arbitrary tasks, but only once. The idea is that all pagers request the memory they need in the startup phase of the system so that afterwards σ_0 has exhausted all its memory. Further requests will then automatically be denied.

Kernel Protocol

To σ_0		MR 2			
	re	quested fpage (32/64	4)		MR 1
	-6 (12/44)	0 (4) 0 (4)	$t = 0_{(6)}$	$u = 2_{(6)}$	MR ₀
requested fpage	-1 (22/	54)	s (6)	0 <i>r w x</i>	
s = 0	Kernel requests the amoun kernel-internal data).	t of memory recon	nmended by	σ_0 for kernel	use (pagetable and other
$s \neq 0$	Kernel requests an fpage o contain ordinary memory.	f size 2 ^s . The fpa If a free fpage of s	ge can be loc size 2 ^s is avai	cated at an art lable, it is gra	bitrary position but must <i>anted</i> to the kernel.
rwx	The rwx bits are ignored.	σ_0 always grants f	pages with m	naximum acce	ess rights to the kernel.

From σ_0

Kernel memory recommendation



amount Amount of memory recommended for kernel use (in bytes).

Grant Response

GrantItem					MR 1,2
0 (16/48)		0 (4)	$t = 2_{(6)}$	$u = 0_{(6)}$	MR ₀

Grant Reject



User Protocol

To σ_0

00	requested attributes (32/64)							
	requested fpage (32/64)							
	-6 (12/44)	0 (4)	0 (4)	$t = 0_{(6)}$	$u = 2_{(6)}$	MR		
requested fpage	b/2 ¹⁰ (22	:/54)		S (6)	0 <i>r w x</i>			

 σ_0 deals with fpages of arbitrary size. A successful response from σ_0 contains an fpage of physically contiguous memory.

- $b \neq -1$ Requests the specific fpage with base address b and size 2^s . If the fpage is neither owned by the kernel nor by a user thread (not even partially), the requested fpage is mapped to the requestor's address space and the fpage is marked as owned by the requesting thread (i.e., fpage is *not* marked as being owned by the address space in which thread resides). Fpages belonging to *dedicated-memory* (see page 85) can be requested. If the requested fpage is already owned by the requestor only the page attributes are modified. No new mapping operations happens.
- b = -1 Requests an fpage of size 2^s but with arbitrary address. If a free fpage of size 2^s is available, it is mapped to the requestor's address space and marked as owned by the requesting thread (i.e., fpage is *not* marked as being owned by the address space in which thread resides). σ_0 is free to use the *requested-attribute* for choosing a best fitting page. Fpages belonging to *dedicated-memory* (see page 85) are not considered to be free and will not be delivered upon such anonymous requests. No new mapping operations happens.
- rwx The rwx bits are ignored. σ_0 always maps fpages with maximum access rights to the requestor.

requested attributes

- = 0 The page is requested with default attributes.
- $\neq 0$ The page is requested with some architecture dependent attributes.

From σ_0

Map Response

MapItem				
0 (16/48)	0 (4)	$t = 2_{(6)}$	$u = 0_{(6)}$	MR_0

SIGMA0 RPC PROTOCOL

Map Reject

nilpage (32/64)					MR_2
0 (28/60) 1000					
0 (16/48)	0 (4)	$t = 2_{(6)}$	$u = 0_{(6)}$		MR ₀

 $[\]sigma_0$ responds with a *map reject* message if the page is reserved (i.e., kernel space) or already mapped to a different thread, or if memory is exhausted.

7.7 Generic Booting [Protocol]

Machine-specific boot procedures are described on pages 101 ff.

After booting, L4 initializes itself. It generates the basic address space-servers σ_0 , σ_1 and a *root server* which is intended to boot the higher-level system.

 σ_0 , σ_1 and the *root server* are user-level servers and not part of the pure kernel. The predefined ones can be replaced by modifying the following table in the L4 image before starting L4. An empty area specifies that the corresponding server should not be started. Note, that σ_0 is a mandatory service. The kernel debugger *kdebug* is also not part of the kernel and can accordingly be replaced by modifying the table.



The addresses are offsets relative to the configuration page's base address. The configuration page is located at a page boundary and can be found by searching for the magic " $L4\mu K$ " starting at the load address. The IP and SP values however, are absolute addresses. The appropriate code must be loaded at these addresses before L4 is started.

IP Physical address of a server's initial instruction pointer (start).*SP* Physical address of a server's initial stack pointer (stack bottom).

Kdebug.init Physical address of *kdebug*'s initialization routine.

Kdebug.entry	Physical address of <i>kdebug</i> 's exception handler entry point.					
Kdebug.low	Physical address of first byte of kernel debugger. Must be page aligned.					
Kdebug.high	Physical address of last byte of kernel debugger. Must be the last byte in page.					
Kdebug.config	Configuration fields which can be freely interpreted by the kernel debugger. The specific seman- tics of these fields are provided with the specific kernel debuggers.					
BootInfo	Prior to kernel initialization a boot loader can write an arbitrary value into this field. Post- initialization code, e.g., a root server can later read the field. Its value is neither changed nor interpreted by the kernel. This is the generic method for passing system information across kernel initialization.					
MemoryInfo	MemDescPtr (16/32) n (16/32)					
MemDescPtr	Location of first memory descriptor (as an offset relative to the configuration page's base ad- dress). Subsequent memory descriptors are located directly following the first one. For memory descriptors that specify overlapping memory regions, later descriptors take precedence over ear- lier ones.					
n	Initially equals the number of available memory descriptors in the configuration page. Before					

MemoryDesc	$high/2^{10}_{(22/54)}$	~ (10)	+4 / +8
	$low/2^{10}$ (22/54)	$v \sim t_{(4)}$ type $_{(4)}$	+0
	Memory descriptors should be initialized before additional memory descriptors or modify existi	e starting L4. The kerne ng ones (e.g., for reserv	l may after startup insert ed kernel memory).

high Address of last byte in memory region. The ten least significant address bits are all hardwired to 1.

starting L4 this number must be initialized to the number of inserted memory descriptors.

- *low* Address of first byte in memory region. The ten least significant address bits are all hardwired to 0.
- v Indicates whether memory descriptor refers to physical memory (v = 0) or virtual memory (v = 1).

Identifies the type of the memory descriptor.

Type	Description
0x0	Undefined
0x1	Conventional memory
0x2	Reserved memory (i.e., reserved by kernel)
0x3	Dedicated memory (i.e., memory not available to user)
0x4	Shared memory (i.e., available to all users)
0xE	Defined by boot loader
0xF	Architecture dependent
0xF	Architecture dependent

type

Identifies the precise type for boot loader specific or architecture dependent memory descriptors.

type = 0xE

The type of the memory descriptor is dependent on the bootloader. The t field specifies the exact semantics. Refer to boot loader specification for more info.

type = 0xF

The type of the memory descriptor is architecture dependent. The t field specifies the exact semantics. Refer to architecture specific part for more info (see page 115).

 $type \neq 0xE, type \neq 0xF$

The type of the memory descriptor is solely defined by the type field. The content of the t field is undefined.

Appendix A

IA-32 Interface

A.1 Virtual Registers [ia32]

Thread Control Registers (TCRs)

TCRs are implemented as part of the ia32-specific user-level thread control block (UTCB). The address of the current thread's UTCB will not change over the lifetime of the thread. Setting the UTCB address of an active thread via THREAD-CONTROL is similar to deletion and re-creation. There is a fixed correlation between the UtcbLocation parameter when invoking THREADCONTROL and the UTCB address. The UTCB address of the current thread can be loaded through a machine instruction

mov %gs:[0], %r

UTCB objects of the current thread can then be accessed as any other memory object. UTCBs of other threads must not be accessed, even if they are physically accessible. ThreadWord0 and ThreadWord1 are free to be used by systems software (e.g., IDL compilers). The kernel associates no semantics with these words.



MyLocalId = UTCB address (32)

gs:[0]

The TCR *MyLocalId* is not part of the UTCB. On ia32 it is identical with the UTCB address and can be loaded from memory location gs:[0].

Message Registers (MRs)

Memory-mapped MRs are implemented as part of the ia32-specific user-level thread control block (UTCB). The address of the current thread's UTCB will not change over the lifetime of the thread. Setting the UTCB address of an active thread via THREADCONTROL is similar to deletion and re-creation. There is a fixed correlation between the UtcbLocation parameter when invoking THREADCONTROL and the UTCB address. The UTCB address of the current thread can be loaded through a machine instruction

mov %gs:[0], %r

UTCB objects of the current thread can then be accessed as any other memory object. UTCBs of other threads must not be accessed, even if they are physically accessible.

MR $_0$ is always mapped to a general register. MR $_1$ and MR $_2$ are mapped to general registers when reading a received message; in all other cases, MR $_1$ and MR $_2$ are mapped to memory locations. MR $_{3...63}$ are always mapped to memory.

EBX

MR₀ ESI

 MR_1 (only for msg receive)

		_

 MR_2 (only for msg receive)

|--|

*MR*_{1...63} [UTCB fields]



Buffer Registers (BRs)

BRs are implemented as part of the ia32-specific user-level thread control block (UTCB). The address of the current thread's UTCB will not change over the lifetime of the thread. Setting the UTCB address of an active thread via THREAD-CONTROL is similar to deletion and re-creation. There is a fixed correlation between the UtcbLocation parameter when invoking THREADCONTROL and the UTCB address. The UTCB address of the current thread can be loaded through a machine instruction

mov %gs:[0], %r

UTCB objects of the current thread can then be accessed as any other memory object. UTCBs of other threads must not be accessed, even if they are physically accessible.

 $\textit{BR}_{0...32}$ [UTCB fields]



UTCB Memory With Undefined Semantics

The kernel will associate no semantics with memory located at UTCB address...UTCB address + 3. The application can use this memory as thread local storage, e.g., for implementing the L4 API. Note, however, that the memory contents within this region may be overwritten during a system-call operating on message registers.

All undefined UTCB memory which is not covered by the above mentioned region may have kernel defined semantics.

A.2 Systemcalls [ia32]

The system-calls which are invoked by the call instruction take the target of the calls the from system-call link fields in the kernel interface page (see page 2). Each system-call link specifies an address relative to the kernel interface page's base address. An application may use instructions other than call to invoke the system-calls, but must ensure that a valid return address resides on the stack.

KERNELINTERFACE [Slow Systemcall]

_	EAX	$-$ KernelInterface \rightarrow	EAX	base address
_	ECX		ECX	API Version
_	EDX		EDX	API Flags
_	ESI	lock: nop	ESI	Kernel ID
_	EDI		EDI	≡
_	EBX		EBX	≡
_	EBP		EBP	≡
_	ESP		ESP	≡

EXCHANGEREGISTERS [Systemcall]

dest	EAX	$-$ Exchange Registers \rightarrow	EAX	result
control	ECX		ECX	control
SP	EDX		EDX	SP
IP	ESI	call ExchangeRegisters	ESI	IP
FLAGS	EDI		EDI	FLAGS
UserDefinedHandle	EBX		EBX	UserDefinedHandle
pager	EBP		EBP	pager
_	ESP		ESP	≡

"FLAGS" refers to the user-modifiable ia32 processor flags that are held in the EFLAGS register.

THREADCONTROL [Privileged Systemcall]

dest	EAX	$-$ Thread Control \rightarrow	EAX	result
Pager	ECX		ECX	\sim
Scheduler	EDX		EDX	\sim
SpaceSpecifier	ESI	call ThreadControl	ESI	\sim
UtcbLocation	EDI		EDI	\sim
_	EBX		EBX	\sim
-	EBP		EBP	\sim
-	ESP		ESP	\equiv

SYSTEMCLOCK [Systemcall]

_	EAX	$-$ SystemClock \rightarrow	EAX	clock 031
_	ECX		ECX	\sim
_	EDX		EDX	clock 3263
_	ESI	call SystemClock	ESI	\sim
_	EDI		EDI	\sim
_	EBX		EBX	≡
_	EBP		EBP	≡
_	ESP		ESP	≡

THREADSWITCH [Systemcall]

dest	EAX	$-$ ThreadSwitch \rightarrow	EAX	\equiv
_	ECX		ECX	\equiv
_	EDX		EDX	\equiv
-	ESI	call ThreadSwitch	ESI	\equiv
_	EDI		EDI	\equiv
_	EBX		EBX	\equiv
_	EBP		EBP	\equiv
_	ESP		ESP	\equiv

SCHEDULE [Systemcall]

EAX	$-$ Schedule \rightarrow	EAX	result
ECX		ECX	\sim
EDX		EDX	time control
ESI	call Schedule	ESI	\sim
EDI		EDI	\sim
EBX		EBX	\sim
EBP		EBP	\sim
ESP		ESP	≡
	EAX ECX EDX ESI EDI EBX EBP ESP	$\begin{array}{c c} \text{EAX} & - \text{Schedule} \rightarrow \\ \text{ECX} & \\ \text{EDX} & \\ \text{ESI} & \text{call Schedule} \\ \text{EDI} & \\ \text{EBX} & \\ \text{EBP} & \\ \text{ESP} & \\ \end{array}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

IPC [Systemcall]

to	EAX	$-$ Ipc \rightarrow	EAX	from
Timeouts	ECX		ECX	\sim
FromSpecifier	EDX		EDX	\sim
MR_{0}	ESI	call <i>Ipc</i>	ESI	MR_0
UTCB	EDI		EDI	\equiv
-	EBX		EBX	MR_{1}
-	EBP		EBP	MR_2
-	ESP		ESP	≡

LIPC [Systemcall]

to	EAX	$-$ Lipc \rightarrow	EAX	from
Timeouts	ECX		ECX	\sim
FromSpecifier	EDX		EDX	\sim
MR_{0}	ESI	call <i>Lipc</i>	ESI	MR_0
UTCB	EDI		EDI	\equiv
-	EBX		EBX	MR_{1}
-	EBP		EBP	MR_2
-	ESP		ESP	\equiv

UNMAP [Systemcall]

control	EAX	$-$ Unmap \rightarrow	EAX	\sim
_	ECX		ECX	\sim
_	EDX		EDX	\sim
MR_{0}	ESI	call Unmap	ESI	MR_0
UTCB	EDI		EDI	\equiv
_	EBX		EBX	\sim
_	EBP		EBP	\sim
_	ESP		ESP	\equiv

SPACECONTROL [Privileged Systemcall]

SpaceSpecifier	EAX	$-$ Space Control \rightarrow	EAX	result
control	ECX		ECX	control
KernelInterfacePageArea	EDX		EDX	\sim
UtcbArea	ESI	call SpaceControl	ESI	\sim
Redirector	EDI		EDI	\sim
_	EBX		EBX	\sim
_	EBP		EBP	\sim
_	ESP		ESP	\equiv

PROCESSORCONTROL [Privileged Systemcall]

ProcessorNo	EAX	$-$ Processor Control \rightarrow	EAX	result
InternalFrequency	ECX		ECX	\sim
ExternalFrequency	EDX		EDX	\sim
voltage	ESI	call ProcessorControl	ESI	\sim
-	EDI		EDI	\sim
_	EBX		EBX	\sim
_	EBP		EBP	\sim
-	ESP		ESP	\equiv

MEMORYCONTROL [Privileged Systemcall]

control	EAX	$-$ Memory Control \rightarrow	EAX	result
$attribute_0$	ECX		ECX	\sim
$attribute_1$	EDX		EDX	\sim
MR_{0}	ESI	call MemoryControl	ESI	\sim
UTCB	EDI		EDI	\sim
$attribute_2$	EBX		EBX	\sim
$attribute_3$	EBP		EBP	\sim
_	ESP		ESP	\equiv

A.3 Kernel Features [ia32]

The ia32 architecture supports the following kernel feature descriptors in the kernel interface page (see page 4).

String Feature

"smallspaces" Kernel has small address spaces enabled.
A.4 IO-Ports [ia32]

On ia32 processors, IO-ports are handled as fpages. IO fpages can be mapped, granted, and unmapped like memory fpages. Their minimal granularity is 1. An IO-fpage of size $2^{s'}$ has a $2^{s'}$ -aligned base address p, i.e. $p \mod 2^{s'}=0$. An fpage with base port address p and size $2^{s'}$ is denoted as described below.

IO fpage $(p, 2^{s'})$	$p_{(16/48)}$	s' (6)	$s = 2_{(6)}$	0rwx
		. ,	. ,	

IO-ports can only be mapped idempotently, i.e., physical port x is either mapped at IO address x in the task's IO address space, or it is not mapped at all.

Generic Programming Interface

#include <l4/space.h>

 Fpage IoFpage (Word BaseAddress, int FpageSize)

 Fpage IoFpageLog2 (Word BaseAddress, int Log2FpageSize < 64)</th>

 Delivers an IO fpage with the specified location and size.

A.5 Space Control [ia32]

The SPACECONTROL system call has an architecture dependent *control* parameter to specify various address space characteristics. For ia32, the *control* parameter has the following semantics.

Input Parameter

control		s 0 (23)	small (8)
	S	A value of 1 indicates the intention to change the <i>sn</i> address space. The small space number will remain	<i>all address space number</i> for the specified unchanged if $s = 0$.
small		If $s = 1$, sets the small address space number for t space numbers from 1 to 255 are available. A value of An assigned small space number is effective on all C The position (<i>pos</i>) of the least significant bit of <i>small</i> following formula: $size = 2^{pos} * 4$ MB. After remo- bits of <i>small</i> indicate the location of the space with formula: <i>location</i> = <i>small</i> * 2 MB. Setting the small overlaps with an already existing one. The <i>small</i> field is ignored if $s = 0$, or if the kernel Features, page 94).	the specified address space. Small address of 0 indicates a regular large address space. CPUs in an SMP system. <i>V</i> indicates the size of the small space by the wing the least significant bit, the remaining thin a 512 MB region using the following all space number fails if the specified region does not support small spaces (see Kernel

Output Parameter

control		e	0 (23)		small (8)	
	е	Indicates in input parar	f the change of small space nur meter.	nber was effe	ective ($e = 1$). U	Undefined if $s = 0$ in the
	small	The old va viously be happen if a	lue for the small space numbe en put into a small address spa a thread within the space access	r. A value of ce. An impli es memory b	f 0 is possible evicit change to sn eyond the specif	ven if the space has pre- nall space number 0 can fied small space size.

Generic Programming Interface

#include <l4/space.h>

Word LargeSpace

Word SmallSpace (Word location, size) Delivers a small space number with the specified *location* and size (both in MB). It is assumed that $size = 2^p * 4$ for some value p < 8.

A.6 Cacheability Hints [ia32]

String items can specify cacheability hints to the kernel (see page 54). For ia32, the cacheability hints have the following semantics.

- hh = 00 Use the processor's default cacheability strategy. Typically, cache lines are allocated for data read and written (assuming that the processor's default strategy is write-back and write-allocate).
- hh = 01 Allocate cache lines in the entire cache hierarchy for data read or written.
- hh = 10 Do not allocate new cache lines (entire cache hierarchy) for data read or written.
- hh = 11 Allocate only new L1 cache line for data read or written. Do not allocate cache lines in lower cache hierarchies.

Convenience Programming Interface

#include <l4/ipc.h>

CacheAllocationHint UseDefaultCacheLineAllocation CacheAllocationHint AllocateNewCacheLines CacheAllocationHint DoNotAllocateNewCacheLines CacheAllocationHint AllocateOnlyNewL1CacheLines

A.7 Memory Attributes [ia32]

The ia32 architecture in general supports the following memory attributes values.

attribute	value
Default	0
Uncacheable	1
Write Combining	2
Write Through	5
Write Protected	6
Write Back	7

Note that some attributes are only supported on certain processors. See the "IA-32 Intel Architecture Software Developer's Manual, Volume 3: System Programming Guide" for the semantics of the memory attributes and which processors they are supported on.

Generic Programming Interface

#include <l4/misc.h>

Word DefaultMemory

Word UncacheableMemory

Word WriteCombiningMemory

Word WriteThroughMemory

Word WriteProtectedMemory

Word WriteBackMemory

A.8 Exception Message Format [ia32]

EAX (32)	$\rm MR_{12}$			
ECX (32)	MR 11			
EDX (32)	MR 10			
EBX (32)	MR 9			
ESP (32)	MR ₈			
EBP (32)				
ESI (32)	MR_{6}			
EDI (32)				
ErrorCode (32)				
ExceptionNo (32)				
EFLAGS (32)				
EIP (32)				
$\begin{array}{ c c c c c }\hline & -4/-5_{(12/44)} & 0_{(4)} & 0_{(4)} & t=0_{(6)} & u=12_{(6)} \\ \hline \end{array}$	MR_0			

To Exception Handler

#PF (page fault), **#MC** (machine check exception), and some **#GP** (general protection), **#SS** (stack segment fault), and **#NM** (no math coprocessor) exceptions are handled by the kernel and therefore do not generate exception messages.

Note that executing an INT n instructions in 32-bit mode will always raise a #GP (general protection). The exception handler may interpret the error code (8n + 2, see processor manual) and emulate the INT n accordingly.

A.9 Processor Mirroring [ia32]

Segments

L4 uses a flat (unsegmented) memory model. There are only three segments available: *user_space*, a read/write segment, *user_space_exec*, an executable segment, and *utcb_address*, a read-only segment. Both *user_space* and *user_space_exec* cover (at least) the complete user-level address space. *Utcb_address* covers only enough memory to hold the UTCB address.

The values of segment selectors *are undefined*. When a thread is created, its segment registers SS, DS, ES and FS are initialized with *user_space*, GS with *utcb_address*, and CS with *user_space_exec*. Whenever the kernel detects a general protection exception and the segment registers are not loaded properly, it reloads them with the above mentioned selectors. From the user's point of view, the segment registers cannot be modified.

However, the binary representation of *user_space* and *user_space_exec* may change at any point during program execution. Never rely on any particular value.

Furthermore, the LSL (load segment limit) machine instruction may deliver wrong segment limits, even floating ones. The result of this instruction is always *undefined*.

Debug Registers

User-level debug registers exist per thread. DR0...3, DR6 and DR7 can be accessed by the machine instructions mov n, DRx and mov DRx,r. However, only task-local breakpoints can be activated, i.e., bits G0...3 in DR7 cannot be set. Breakpoints operate per thread. Breakpoints are signaled as #DB exception (INT 1).

Note that user-level breakpoints are suspended when kernel breakpoints are set by the kernel debugger.

Model-Specific Registers

All privileged threads in the system have read and write access to all the Model-Specific Registers (MSRs) of the CPU. Modification of some MSRs may lead to undefined system behavior. Any access to an MSR by an unprivileged thread will raise an exception.

A.10 Booting [ia32]

PC-compatible Machines

L4 can be loaded at any 16-byte-aligned location beyond 0x1000 in physical memory. It can be started in real mode or in 32-bit protected mode at address 0x100 or 0x1000 relative to its load address. The protected-mode conditions are compliant to the Multiboot Standard Version 0.6.

Start Preconditions					
	Real Mode	32-bit Protected Mode			
load base (L)	$L \ge 0x1000$, 16-byte aligned	$L \ge 0 \mathrm{x1000}$			
load offset (X)	X = 0x100 or X = 0x1000	X = 0x100 or X = 0x1000			
Interrupts	disabled	disabled			
Gate A20	~	open			
EFLAGS	I=0	I=0, VM=0			
CR0	PE=0	PE=1, PG=0			
(E)IP	X	L + X			
CS	L/16	0, 4GB, 32-bit exec			
SS,DS,ES	~	0, 4GB, read/write			
EAX	~	0x2BADB002			
EBX	~	$^{*}P$			
$\langle P+0\rangle$		$\sim OR 1$			
$\langle P+4 \rangle$	n/a	below 640 K mem in K			
$\langle P+8 \rangle$		beyond 1M mem in K			
all remaining registers & flags					
(general, floating point,	~	~			
ESP, xDT, TR, CRx, DRx)					

L4 relocates itself to 0x1000, enters protected mode if started in real mode, enables paging and initializes itself.

BOOTING

Appendix B

IA-64 Interface

B.1 Virtual Registers [ia64]

Thread Control Registers (TCRs)

TCRs are mapped to memory locations. They are implemented as part of the ia64-specific user-level thread control block (UTCB). The address of the current thread's UTCB will not change over the lifetime of the thread. (In fact, the ia64 UTCB address is identical to the thread's local ID.) Register ar.k6 always contains the UTCB address of the current thread. UTCBs of other threads must not be accessed, even if they are physically accessible. ThreadWord0 and ThreadWord1 are free to be used by systems software (e.g., IDL compilers). The kernel associates no semantics with these words.



MyLocalId = UTCB address (64)		
MyGlobalId (64)	ar.k5	

Message Registers (MRs)

Memory-mapped MRs are implemented as part of the ia64-specific user-level thread control block (UTCB). The address of the current thread's UTCB will not change over the lifetime of the thread. (In fact, the ia64 UTCB address is identical to the thread's local ID.) Register ar.k6 always contains the UTCB address of the current thread. UTCBs of other threads must not be accessed, even if they are physically accessible.

MR 0...7 are mapped to the eight first output registers on the register stack. The exact location of the first eight message registers therefore depends on the configuration of the current frame marker (CFM). MR 8...63 are mapped to memory. It is valid to configure less than eight output registers in the current register frame if a message to be transferred spans less than eight message registers. The number of message registers must not exceed the number of output registers, however.



MR 7	out7
MR 6	out6
MR 5	out5
MR 4	out4
MR 3	out3
MR 2	out2
MR 1	out1
MR ₀	out0

MR_{8...63} [UTCB fields]



Buffer Registers (BRs)

BRs are implemented as part of the ia64-specific user-level thread control block (UTCB). The address of the current thread's UTCB will not change over the lifetime of the thread. (In fact, the ia64 UTCB address is identical to the thread's local ID.) Register ar.k6 always contains the UTCB address of the current thread. UTCBs of other threads must not be accessed, even if they are physically accessible.

$BR_{0...32}$ [UTCB fields]



UTCB Memory With Undefined Semantics

The kernel will associate no semantics with memory located at *UTCB address* + 384...*UTCB address* + 447. The application can use this memory as thread local storage, e.g., for implementing the L4 API. Note, however, that the memory contents within this region may be overwritten during a system-call operating on message registers.

All undefined UTCB memory which is not covered by the above mentioned region may have kernel defined semantics.

B.2 PAL and SAL Access [ia64]

The microkernel provides special system-calls for accessing Processor Abstraction Level (PAL) and System Abstraction Layer (SAL) procedures. The location of the additional system-call links in the kernel interface page are as follows:

Location	System-call
Kernel Interface Page + 0x220	PAL_CALL
Kernel Interface Page + 0x228	SAL_CALL

Generic Programming Interface

System-Call Function:

#include <l4/arch.h>

Word PAL_Call (Word idx, a1, a2, a3, Word& r1, r2, r3)

Invoke the PAL procedure specified by idx. a1...a3 are the arguments to the PAL procedure. r1...r3 are the return values. The system-call returns the status of the procedure invocation. See the "Intel Itanium Architecture Software Developer's Manual, Volume 2: System Architecture" for the possible values of idx, and the contents of arguments and return values. As of now, no invocation of PAL procedures is allowed by any user-level thread.

Word SAL_Call (Word idx, a1, a2, a3, a4, a5, a6, Word& r1, r2, r3)
Invoke the SAL procedure specified by idx. a1...a6 are the arguments to the SAL procedure. r1...r3 are the return values. The system-call returns the status of the procedure invocation. See the "Itanium Processor Family System Abstraction Layer Specification" for possible values of idx, and the contents of arguments and return values. As of now, only the PCL_CONFIG_READ and PCL_CONFIG_WRITE procedure calls can be invoked from a user-level thread.

Convenience Programming Interface

Derived Functions:

#include <l4/arch.h>

Word SAL_PCI_ConfigRead (Word address, size, Word& value)

Read from the PCI configuration space at *address* with the indicated word size (1, 2 or 4 bytes). The read value is returned in *value*. Return the status of the operation (0 if success). The operation will only succeed if the address in the PCI configuration space is mapped readable (see page 112)

Word SAL_PCI_ConfigWrite (Word address, size, value)

Write *value* to the PCI configuration space at *address* with the indicated word size (1, 2 or 4 bytes). Return the status of the operation (0 if success).

The operation will only succeed if the address in the PCI configuration space is mapped writeable (see page 112).

B.3 Systemcalls [ia64]

The system-calls which are invoked by the br.call instruction take the target of the calls the from system-call link fields in the kernel interface page (see page 2). Each system-call link value, v, specifies either an absolute address (if $v \ge 1 \text{MB}$) or an address relative to the kernel interface page's base address (if v < 1 MB). An application may use instructions other than br.call to invoke the system-calls, but must ensure that a valid return address resides in the b0 register. For the IPC and LIPC system-calls the application must additionally ensure that message registers are mapped into input registers *after* invoking the system-call (i.e., the output registers if one were to use a br.call instruction).

The system-call definitions below only specify the contents of the general registers. Except for the KERNELINTERFACE, IPC and LIPC system-calls, the contents of the remaining user accessible registers closely resembles the IA-64 software calling conventions. More precisely, the register contents of these registers are ignored upon system-call entry, and the contents after system-call exit are defined as follows:

Floating-point Registers:		Application Registe	ers:
f0f1	fixed	ar.fpsr	special (see below)
f2f5	preserved	ar.rnat	preserved
f6f15	scratch	ar.unat	preserved
f16f127	preserved	ar.pfs	scratch
		ar.bsp	preserved
Predicate Registers	5:	ar.bspstore	preserved
p0	fixed	ar.rsc	special (see below)
p1p5	preserved	ar.lc	preserved
p6p15	scratch	ar.ec	preserved
p16p63	preserved	ar.ccv	scratch
		ar.itc	scratch
Branch Registers:		ar.k0k4	scratch
b0	system-call return address	ar.k5	MyGlobalId
b1b5	preserved	ar.k6	MyLocalId
b6b7	scratch	ar.k7	scratch

The ar.fpsr and ar.rsc registers are special. The second and third status fields of ar.fpsr, and the loadrs field of ar.rsc have scratch semantics. The remaining fields have preserved semantics.

KERNELINTERFACE [Slow Systemcall]

_	r1r7	— I	KernelInte	rface \rightarrow	r1r7	\equiv
_	r8				r8	base address
_	r9				r9	API Version
_	r10	{ .mlx			r10	API Flags
_	r11	(qp)	break.m	0x1face	r11	Kernel ID
_	r12r31	(qp)	movl	r0 = 0x0;;	r12r31	≡
_	in0 in95	}			in0 in95	≡
_	loc0loc95	,			loc0loc95	≡
_	out0out95				out0out95	≡

All other registers remain unchanged. A qualifying predicate, *qp*, can be used to conditionally execute the KERNELIN-TERFACE system-call.

EXCHANGEREGISTERS [Systemcall]

_	r1	$-$ ExchangeRegisters \rightarrow	r1	=
-	r2r3		r2r3	\sim
-	r4r7		r4r7	≡
-	r8r11	br.call $b0 = ExchangeRegisters$	r8r11	\sim
-	r12r13		r12r13	≡
dest	r14		r14	result
contol	r15		r15	control
SP	r16		r16	SP
IP	r17		r17	IP
FLAGS	r18		r18	FLAGS
UserDefinedHandle	r19		r19	UserDefinedHandle
pager	r20		r20	pager
-	r21r31		r21r31	\sim
_	out0out95		out0out95	\sim

THREADCONTROL [Privileged Systemcall]

-	r1	$-$ ThreadControl \rightarrow	r1	\equiv
-	r2r3		r2r3	\sim
-	r4r7		r4r7	\equiv
-	r8	br.call $b0 = ThreadControl$	r8	result
-	r9r11		r9r11	\sim
_	r12r13		r12r13	\equiv
dest	r14		r14	\sim
SpaceSpecifier	r15		r15	\sim
Scheduler	r16		r16	\sim
Pager	r17		r17	\sim
UtcbLocation	r18		r18	\sim
-	r19r31		r19r31	\sim
-	out0out95		out0out95	\sim

SYSTEMCLOCK [Systemcall]

_	r1	$-$ SystemClock \rightarrow	r1	\equiv
_	r2r3		r2r3	\sim
_	r4r7		r4r7	\equiv
_	r8	br.call $b0 = SystemClock$	r8	clock
_	r9r11		r9r11	\sim
_	r12r13		r12r13	\equiv
_	r14r31		r14r31	\sim
_	out0out95		out0 out95	\sim

THREADSWITCH [Systemcall]

_	r1	$-$ ThreadSwitch \rightarrow	r1	\equiv
_	r2r3		r2r3	\sim
-	r4r7		r4r7	\equiv
-	r8r11	br.call $b0 = ThreadSwitch$	r8r11	\sim
_	r12r13		r12r13	\equiv
dest	r14		r14	\sim
-	r15r31		r15r31	\sim
_	out0out95		out0 out95	\sim



IPC [Systemcall]

_	r1	- Ipc $ ightarrow$	r1	≡
_	r2r8	Ĩ	r2r8	\sim
_	r9		r9	from
_	r10r11	br.call $b0 = Ipc$	r10r11	\sim
_	r12		r12	\equiv
_	r13		r13	\sim
to	r14		r14	\sim
FromSpecifier	r15		r15	\sim
Timeouts	r16		r16	\sim
-	r17r31		r17r31	\sim
MR_{0}	out0		out0	MR_0
MR_{1}	out1		out1	MR_{1}
MR_2	out2		out2	MR_2
MR_{3}	out3		out3	MR_{3}
MR_{4}	out4		out4	MR_4
MR_{5}	out5		out5	MR_{5}
MR_{6}	out6		out6	MR_{6}
MR_{7}	out7		out7	MR_7
-	out8 out95		out8out95	\sim

All remaining registers (including application registers) will have scratch semantics over the IPC system-call. Upon entry to the IPC system-call, the register stack backing store must be able to contain the dirty partition of the register stack.

LIPC [Systemcall]

_	r1	$-$ Lipc \rightarrow	r1	≡
_	r2r8	Ĩ	r2r8	\sim
_	r9		r9	from
_	r10r11	br.call $b0 = Lipc$	r10r11	\sim
_	r12		r12	\equiv
_	r13		r13	\sim
to	r14		r14	\sim
FromSpecifier	r15		r15	\sim
Timeouts	r16		r16	\sim
_	r17r31		r17r31	\sim
MR_{0}	out0		out0	MR_0
MR_{1}	out1		out1	MR_{1}
MR_2	out2		out2	MR_2
MR_{3}	out3		out3	MR_{3}
MR_4	out4		out4	MR_4
MR_{5}	out5		out5	MR_{5}
MR_{6}	out6		out6	MR_{6}
MR_{7}	out7		out7	MR_7
-	out8out95		out8out95	\sim

All remaining registers (including application registers) will have scratch semantics over the LIPC system-call. Upon entry to the LIPC system-call, the register stack backing store must be able to contain the dirty partition of the register stack.

UNMAP [Systemcall]

_	r1	- Unmap $ ightarrow$	r1	≡
-	r2r3		r2r3	\sim
-	r4r7		r4r7	\equiv
-	r8r11	br.call $b0 = Unmap$	r8r11	\sim
_	r12r13		r12r13	\equiv
control	r14		r14	\sim
_	r15r31		r15r31	\sim
MR_{0}	out0		out0	MR_0
MR_{1}	out1		out1	MR_{1}
MR_2	out2		out2	MR_2
MR_{3}	out3		out3	MR_{3}
MR_4	out4		out4	MR_4
MR_{5}	out5		out5	MR_{5}
MR_{6}	out6		out6	MR_{6}
MR_7	out7		out7	MR_7
_	out8out95		out8out95	\sim

SPACECONTROL [Privileged Systemcall]

_	r1	$-$ Space Control \rightarrow	r1	≡
_	r2r3		r2r3	\sim
_	r4r7		r4r7	\equiv
_	r8	br.call $b0 = SpaceControl$	r8	result
_	r9		r9	control
_	r10r11		r10r11	\sim
_	r12r13		r12r13	\equiv
SpaceSpecifier	r14		r14	\sim
control	r15		r15	\sim
KernelInterfacePageAra	r16		r16	\sim
UtcbArea	r17		r17	\sim
Redirector	r18		r18	\sim
_	r19r31		r19r31	\sim
-	out0out95		out0out95	\sim

PROCESSORCONTROL [Privileged Systemcall]

-	r1	$-$ Processor Control \rightarrow	r1	\equiv
-	r2r3		r2r3	\sim
-	r4r7		r4r7	\equiv
-	r8	br.call $b0 = ProcessorControl$	r8	result
-	r9r11		r9r11	\sim
-	r12r13		r12r13	\equiv
ProcessorNo	r14		r14	\sim
InternalFrequency	r15		r15	\sim
ExternalFreqyency	r16		r16	\sim
voltage	r17		r17	\sim
-	r18r31		r18r31	\sim
-	out0out95		out0out95	\sim

_	r1	$-$ Memory Control \rightarrow	r1	≡
_	r2r3	-	r2r3	\sim
_	r4r7		r4r7	\equiv
_	r8	br.call b0 = <i>MemoryControl</i>	r8	result
_	r9r11		r9r11	\sim
_	r12r13		r12r13	\equiv
control	r14		r14	\sim
$attribute_0$	r15		r15	\sim
$attribute_1$	r16		r16	\sim
$attribute_2$	r17		r17	\sim
$attribute_3$	r18		r18	\sim
-	r19r31		r19r31	\sim
MR_{0}	out0		out0	\sim
MR_{1}	out1		out1	\sim
MR_2	out2		out2	\sim
MR_{3}	out3		out3	\sim
MR_{4}	out4		out4	\sim
MR_{5}	out5		out5	\sim
MR_{6}	out6		out6	\sim
MR_{7}	out7		out7	\sim
_	out8out95		out8out95	\sim

MEMORYCONTROL [Privileged Systemcall]

PAL_CALL [Architecture Specific Systemcall]

_	r1	$-$ PAL Call \rightarrow	r1	≡
_	r2r3		r2r3	\sim
_	r4r7		r4r7	≡
_	r8	br.call $b0 = PAL_Call$	r8	status
_	r9		r9	ret1
_	r10		r10	ret2
_	r11		r11	ret3
_	r12r13		r12r13	\equiv
_	r14r27		r14r27	\sim
idx	r28		r28	\sim
arg l	r29		r29	\sim
arg2	r30		r30	\sim
arg3	r31		r31	\sim
-	out0out95		out0out95	\sim

SAL_CALL [Architecture Specific Systemcall]

_	r1	$-$ SAL Call \rightarrow	r1	=
_	r2r3		r2r3	\sim
_	r4r7		r4r7	′ ≡
_	r8	br.call $b0 = SAL_Call$	r8	status
_	r9		r9	ret1
_	r10		r10	ret2
_	r11		r11	ret3
_	r12r13		r12r	-13 ≡
_	r14r31		r14r	-31 ~
idx	out0		out0	\sim
arg 1	out1		out1	\sim
arg2	out2		out2	\sim
arg3	out3		out3	\sim
arg4	out4		out4	\sim
arg5	out5		out5	\sim
arg6	out6		out6	\sim
_	out7out95		out7	out95 \sim

B.4 PCI Configuration Space [ia64]

On ia64 processors, the PCI configuration space is handled as fpages. PCI Config fpages can be mapped, granted, and unmapped like memory fpages. Their minimal granularity is 256 (i.e., one single device function). A PCI config fpage of size $2^{s'}$ has a $2^{s'}$ -aligned base address p, i.e. $p \mod 2^{s'}=0$. An fpage with base PCI configuration address p and size $2^{s'}$ is denoted as described below.

 PCI config fpage $(p, 2^{s'})$
 $p_{(48)}$

 s' $_{(6)}$
 $s = 2_{(6)}$

 0 r w x

The execute bit of the PCI config fpage is ignored.

Generic Programming Interface

#include <l4/space.h>

Fpage PCIConfigFpage (Word BaseAddress, int FpageSize ≥ 256)Fpage PCIConfigFpageLog2 (Word BaseAddress, int Log2FpageSize < 64)</th>Delivers a PCI config fpage with the specified location and size.

B.5 Cacheability Hints [ia64]

String items can specify cacheability hints to the kernel (see page 54). For ia64, the cacheability hints have the following semantics.

- hh = 00 Use the default cacheability strategy. Temporal locality is assumed for all cache levels. That is, cache lines are allocated on all levels for both data read and written.
- hh = 01 No temporal locality is assumed for the first level cache. Temporal locality is assumed for all lower cache levels. That is, cache lines are allocated on all cache levels below L1 for both data read and written.
- hh = 10 No temporal locality is assumed for the first and second level caches. Temporal locality is assumed for all lower cache levels. That is, cache lines are allocated on all cache levels below L2 for both data read and written.
- hh = 11 No temporal locality is assumed on any cache level. That is, cache lines are not allocated on any cache level.

Note that support for cacheability hints is processor dependent. Refer to the processor specification to see what type of locality hints the processor supports for load and store instructions.

Convenience Programming Interface

#include <l4/ipc.h>

CacheAllocationHint UseDefaultCacheLineAllocation CacheAllocationHint CacheNonTemporalL1 CacheAllocationHint CacheNonTemporalL2 CacheAllocationHint CacheNonTemporalAllLevels

B.6 Memory Attributes [ia64]

The ia64 architecture in general supports the following memory attributes values.

attribute	value
Default	0
Write Back	1
Write Coalescing	7
Uncacheable	5
Uncacheable Exported	6
NaT Page	8

Note that some attributes are only supported on certain processors. See the "Intel Itanium Architecture Software Developer's Manual, Volume 2: System Architecture" for the semantics of the memory attributes.

Generic Programming Interface

#include <l4/misc.h>

Word DefaultMemory

Word WriteBackMemory

Word WriteCoalescingMemory

Word UncacheableMemory

Word UncacheableExportedMemory

Word NaTPageMemory

B.7 Memory Descriptors [ia64]

The following memory descriptors (see page 5) are specific to the ia64 architecture.

t	type	Description
0x1	0xF	ACPI Memory

Generic Programming Interface

#include <l4/kip.h>

Word ACPIMemoryType

B.8 Exception Message Format [ia64]

To be defined.

Appendix C

PowerPC Interface

C.1 Virtual Registers [powerpc]

Thread Control Registers (TCRs)

TCRs are mapped to memory locations. They are implemented as part of the PowerPC-specific user-level thread control block (UTCB). The address of the current thread's UTCB is identical to the thread's local ID, and is thus immutable. The UTCB address is provided in the general purpose register R2 at application start. The R2 register must contain the UTCB address for every system call invocation. UTCB objects of the current thread can be accessed as any other memory object. UTCBs of other threads must not be accessed, even if they are physically accessible. ThreadWord0 and ThreadWord1 are free to be used by systems software (e.g., IDL compilers). The kernel associates no semantics with these words.



MyLocalId = UTCB address (32)

R2

The TCR *MyLocalId* is not part of the UTCB. On PowerPC it is identical with the UTCB address and can be loaded from register R2.

Message Registers (MRs)

Message registers MR $_0$ through MR $_9$ map to the processor's general purpose register file. The remaining message registers map to memory locations in the UTCB. MR $_{10}$ starts at byte offset 40 in the UTCB, and successive message registers follow in memory.

MR 0...9

MR 9	R0
MR 8	R10
MR 7	R9
MR ₆	R8
MR 5	R7
MR 4	R6
MR 3	R5
MR 2	R4
MR 1	R3
MR ₀	R14

MR 10...63 [UTCB fields]



Buffer Registers (BRs)

The buffer registers map to memory locations in the UTCB. BR $_0$ is at byte offset -64 in the UTCB, BR $_1$ at byte offset -68, etc.





UTCB Memory With Undefined Semantics

The kernel will associate no semantics with memory located at *UTCB address*...*UTCB address* + 39. The application can use this memory as thread local storage, e.g., for implementing the L4 API. Note, however, that the memory contents within this region may be overwritten during a system-call operating on message registers.

All undefined UTCB memory which is not covered by the above mentioned region may have kernel defined semantics.

C.2 Systemcalls [powerpc]

The PowerPC system calls are invoked by changing the location of the instruction pointer to the location of the system call address, with the return address in the link-return (LR) register. The invocation may take place via any mechanism which changes the instruction pointer location. The precise locations of the system calls are stored in the kernel interface page (see page 2).

The locations of the system calls are fixed during the life of an application, although they may change outside of the life of an application. It is not valid to prelink an application against a set of system call locations. The official locations are always provided in the kernel interface page.

The registers defined to survive across system-call invocations (unless otherwise noted) are: R1, R2, R30, R31, and the floating point registers. All other registers contain return values, are undefined, or may be preserved according to processor specific rules.

The R2 register must contain the UTCB pointer when invoking all system calls.

PowerPC uses one alternative system call invocation mechanism, for the KERNELINTERFACE system call. This system call is invoked via the 'tlbia' instruction, and most registers are preserved across the function call.

KERNELINTERFACE [Slow Systemcall]

UTCB	R2	$-$ KernelInterface \rightarrow	R2	≡
_	R3		R3	KIP base address
_	R4		R4	API Version
_	R5	tlbia	R5	API Flags
_	R6		R6	Kernel ID
_	R7		R7	≡
_	R8		R8	≡
_	R9		R9	≡
_	R10		R10	≡

For this system-call, all registers other than the output registers are preserved. The tlbia instruction encoding is 0x7c0002e4.

EXCHANGEREGISTERS [Systemcall]

UTCB	R2	- Exchange Registers $ ightarrow$	R2	=
dest	R3		R3	result
control	R4		R4	control
SP	R5	call ExchangeRegisters	R5	SP
IP	R6		R6	IP
FLAGS	R7		R7	FLAGS
UserDefinedHandle	R8		R8	UserDefinedHandle
pager	R9		R9	pager
-	R10		R10	\sim

"FLAGS" refers to the user-modifiable PowerPC processor flags that are held in the MSR register. See the PowerPC Processor Mirroring section (page 127).

THREADCONTROL [Privileged Systemcall]

UTCB	R2	$-$ Thread Control \rightarrow	R2	\equiv
dest	R3		R3	result
SpaceSpecifier	R4		R4	\sim
Scheduler	R5	call ThreadControl	R5	\sim
Pager	R6		R6	\sim
UtcbLocation	R7		R7	\sim
-	R8		R8	\sim
_	R9		R9	\sim
-	R10		R10	\sim

SYSTEMCLOCK [Systemcall]

UTCB	R2	$-$ SystemClock \rightarrow	R2	≡
_	R3		R3	clock 3263
_	R4		R4	clock 031
_	R5	call SystemClock	R5	\sim
_	R6		R6	\sim
_	R7		R7	\sim
_	R8		R8	\sim
_	R9		R9	\sim
_	R10		R10	\sim

THREADSWITCH [Systemcall]

UTCB	R2	$-$ ThreadSwitch \rightarrow	R2	\equiv
dest	R3		R3	\sim
_	R4		R4	\sim
_	R5	call ThreadSwitch	R5	\sim
_	R6		R6	\sim
_	R7		R7	\sim
_	R8		R8	\sim
-	R9		R9	\sim
-	R10		R10	\sim

SCHEDULE [Systemcall]

UTCB	R2	$-$ Schedule \rightarrow	R2	≡
dest	R3		R3	result
time control	R4		R4	time control
processor control	R5	call Schedule	R5	\sim
prio	R6		R6	\sim
preemption control	R7		R7	\sim
-	R 8		R8	\sim
_	R9		R9	\sim
-	R10		R10	\sim

IPC [Systemcall]

MR 9	R0	$-$ Ipc \rightarrow	RO	MR_{9}
-	R1		R1	\equiv
UTCB	R2		R2	\equiv
MR_{1}	R3	call <i>Ipc</i>	R3	MR_{1}
MR_2	R4		R4	MR_2
MR_{3}	R5		R5	MR_{3}
MR_4	R6		R6	MR_4
MR_{5}	R7		R7	MR_{5}
MR_{6}	R8		R8	MR_{6}
MR_{7}	R9		R9	MR_{7}
MR_{8}	R10		R10	MR_8
_	R11		R11	\sim
_	R12		R12	\sim
_	R13		R13	\sim
MR_{0}	R14		R14	MR_0
to	R15		R15	\sim
FromSpecifier	R16		R16	from
Timeouts	R17		R17	\sim

LIPC [Systemcall]

MR 9	RO	- Lipc $ ightarrow$	R0	MR_{9}
_	R1		R1	≡
UTCB	R2		R2	≡
MR_{1}	R3	call <i>Lipc</i>	R3	MR_{1}
MR_2	R4		R4	MR_2
MR_{3}	R5		R5	MR_{3}
MR_4	R6		R6	MR_4
MR_{5}	R7		R7	MR_{5}
MR_{6}	R 8		R8	MR_{6}
MR_{7}	R9		R9	MR_7
MR 8	R10		R10	MR_{8}
-	R11		R11	\sim
-	R12		R12	\sim
-	R13		R13	\sim
MR_{0}	R14		R14	MR_0
to	R15		R15	\sim
FromSpecifier	R16		R16	from
Timeouts	R17		R17	\sim

UNMAP [Systemcall]

MR_{9}	RO	- Unmap $ ightarrow$	R0	MR_9
_	R1		R1	\equiv
UTCB	R2		R2	\equiv
MR_{1}	R3	call Unmap	R3	MR_{1}
MR_2	R4		R4	MR_2
MR_{3}	R5		R5	MR_{3}
MR_4	R6		R6	MR_4
MR_{5}	R7		R7	MR_{5}
MR_{6}	R 8		R8	MR_{6}
MR_{7}	R9		R9	MR_7
MR ₈	R10		R10	MR_{8}
-	R11		R11	\sim
_	R12		R12	\sim
_	R13		R13	\sim
MR_{0}	R14		R14	MR_0
control	R15		R15	\sim

SPACECONTROL [Privileged Systemcall]

UTCB	R2	$-$ Space Control \rightarrow	R2	≡
SpaceSpecifier	R3		R3	result
control	R4		R4	control
KernelInterfacePageArea	R5	call SpaceControl	R5	\sim
UtcbArea	R6		R6	\sim
Redirector	R7		R7	\sim
_	R 8		R 8	\sim
_	R9		R9	\sim
_	R10		R10	\sim

PROCESSORCONTROL [Privileged Systemcall]

UTCB	R2	$-$ Processor Control \rightarrow	R2	\equiv
processor no	R3		R3	result
InternalFreq	R4		R4	\sim
ExternalFreq	R5	call ProcessorControl	R5	\sim
voltage	R6		R6	\sim
_	R7		R7	\sim
_	R8		R8	\sim
_	R9		R9	\sim
-	R10		R10	\sim

MEMORYCONTROL [Privileged Systemcall]

MR 9	RO	$-$ Memory Control \rightarrow	R0	\sim
_	R1		R1	\equiv
UTCB	R2		R2	\equiv
MR_{1}	R3	call MemoryControl	R3	result
MR_2	R4		R4	\sim
MR_{3}	R5		R5	\sim
MR_4	R6		R6	\sim
MR_{5}	R7		R7	\sim
MR_{6}	R8		R8	\sim
MR_{7}	R9		R9	\sim
MR_{8}	R10		R10	\sim
_	R11		R11	\sim
_	R12		R12	\sim
_	R13		R13	\sim
MR_{0}	R14		R14	\sim
control	R15		R15	\sim
$attribute_0$	R16		R16	\sim
$attribute_1$	R17		R17	\sim
$attribute_2$	R18		R18	\sim
$attribute_3$	R19		R19	\sim

C.3 Memory Attributes [powerpc]

The PowerPC architecture supports the following memory/cache attribute values, to be used with the MEMORYCONTROL system-call:

attribute	value
Default	0
Write-through	1
Write-back	2
Caching-inhibited	3
Caching-enabled	4
Memory-global (coherent)	5
Memory-local (not coherent)	6
Guarded	7
Speculative	8

The default attributes enable write-back, caching, and speculation. Only if the kernel is compiled with support for multiple processors will memory coherency be enabled by default.

The PowerPC architecture places a variety of restrictions on the usage of the memory/cache attributes. Some combinations are meaningless (such as combining write-through with caching-inhibited), or are not permitted and will lead to undefined behavior (for example, instruction fetching is incompatible with some combinations of attributes). The precise semantics of the memory/cache access attributes are described in the "Programming Environments Manual For 32-Bit Implementations of the PowerPC Architecture."

Before disabling the cache for a page, the software must ensure that all memory belonging to the target page is flushed from the cache.

Generic Programming Interface

#include <l4/misc.h>

Word DefaultMemory

- Word WriteThroughMemory
- Word WriteBackMemory
- Word CachingInhibitedMemory
- Word CachingEnabledMemory
- Word GlobalMemory
- Word LocalMemory
- Word GuardedMemory
- Word SpeculativeMemory

C.4 Exception Message Format [powerpc]

System Call Trap

Flags (32)	MR $_{12}$
SP (32)	MR 11
IP (32)	MR 10
R0 (32)	MR ₉
R10 (32)	MR ₈
R9 (32)	MR 7
R8 (32)	MR ₆
R7 (32)	MR $_5$
R6 (32)	MR 4
R5 (32)	MR 3
R4 (32)	MR_2
R3 (32)	\mathbf{MR}_{1}
$\begin{array}{ c c c c c }\hline & & & & & & & & & & & & & & & & & & &$	MR_0

System Call Trap Message to Exception Handler

When user code executes the PowerPC 'sc' instruction, the kernel delivers the system call trap message to the exception handler. The kernel preserves only partial user state when handling an 'sc' instruction. State is preserved similarly to the SVR4 PowerPC ABI for function calls. The non-volatile registers are R1, R2, R13...R31, CR2, CR3, CR4, LR, and FPSCR. The volatile registers are R0, R3...R12, CR0, CR1, CR5...CR7, CTR, and XER. Thread virtual registers may also be clobbered.

Generic Traps

Generic Trap Message To Exception Handler



The kernel synthesizes exception messages in response to architecture specific events. Some traps are handled by the kernel and therefore do not generate exception messages. The kernel preserves all user state, including thread virtual registers.

C.5 Processor Mirroring [powerpc]

The kernel will expose the following supervisor instructions to all user level programs via emulation: MFSPR for the PVR, MFSPR and MTSPR for the DABR and other cpu-specific debug registers.

The kernel will emulate the MFSPR and MTSPR instructions for accessing cpu-specific performance monitor registers on behalf of privileged tasks. The performance monitor registers are global, and not per-thread.

The EXCHANGEREGISTERS system-call accesses the flags of the processor. The flags map directly to the PowerPC MSR register. The following bits may be read and modified by user applications: LE, BE, SE, FE0, and FE1. The kernel also exposes additional cpu-specific bits.

C.6 Booting [powerpc]

Apple New World Compatible Machines

L4 must be loaded into memory at the physical location defined by the kernel's ELF header. It can be started with virtual addressing enabled or disabled. Execution of L4 must begin at the entry point defined by the kernel's ELF header.

When entering the kernel, the registers which support in-register file parameter passing, R3–R10 according to the SVR4 ABI, must be cleared for upwards compatibility, except as noted below. All other registers in the register file are undefined at kernel entry.

The kernel may use OpenFirmware for debug console I/O. To support OpenFirmware I/O, the OpenFirmware virtual mode client call-back address must be passed to the kernel in register R5, and OpenFirmware must be prepared to handle client call-backs using virtual addressing. In all other cases, register R5 must be zero.

The boot loader must copy the OpenFirmware device tree to memory, and record its physical location in a memory descriptor of the kernel interface page. The copy of the device tree must include the package handles of the device tree nodes

Appendix D

PowerPC64 Interface

D.1 Virtual Registers [powerpc64]

Thread Control Registers (TCRs)

TCRs are mapped to memory locations. They are implemented as part of the ppc64-specific user-level thread control block (UTCB). The address of the current thread's UTCB is identical to the thread's local ID, and is thus immutable. Setting the UTCB address of an active thread via THREADCONTROL is similar to deletion and re-creation. There is a fixed correlation between the UtcbLocation parameter when invoking THREADCONTROL and the UTCB address. The UTCB address is provided in the abi thread register r13 at application start. UTCB objects of the current thread can then be accessed as any other memory object. UTCBs of other threads must not be accessed, even if they are physically accessible. ThreadWord0 and ThreadWord1 are free to be used by systems software (e.g., IDL compilers). The kernel associates no semantics with these words.





The TCR *MyLocalId* is not part of the UTCB. On PowerPC64 it is identical with the UTCB address and can be loaded from register *r13*.

Message Registers (MRs)

Message registers MR_0 through MR_9 map to local registers in the processor's general purpose register file for IPC and LIPC calls, otherwise they are located in the UTCB. The remaining message registers map to memory locations in the UTCB. MR_0 starts at byte offset 512 in the UTCB, and successive message registers follow in memory.
MR 0...9

MR 9	r23
MR 8	r22
MR 7	r21
MR ₆	r20
MR 5	r19
MR 4	r18
MR 3	r17
MR 2	r16
MR 1	r15
MR ₀	r14

MR 0...63 [UTCB fields]



Buffer Registers (BRs)

The buffer registers map to memory locations in the UTCB. BR $_0$ is at byte offset 248 in the UTCB, BR $_1$ at byte offset 256, etc.





UTCB Memory With Undefined Semantics

The kernel will associate no semantics with memory located at *UTCB address* + 80... *UTCB address* + 247. The application can use this memory as thread local storage, e.g., for implementing the L4 API. Note, however, that the memory contents within this region may be overwritten during a system-call operating on message registers.

All undefined UTCB memory which is not covered by the above mentioned region may have kernel defined semantics.

D.2 Systemcalls [powerpc64]

The system-calls which are invoked by the *bctrl* or instruction take the target of the calls from the system call link fields in the kernel interface page (see page 2). Each system-call link value specifies an address relative to the kernel interface page's base address. One may invoke the system calls with any instruction that branches to the appropriate target, as long as the return-address is contained in *lr*.

The locations of the system-calls are fixed during the life of an application, although they may change outside of the life of an application. It is not valid to prelink an application against a set of system call locations. The official locations are always provided in the KIP.

The system call definitions below only specify the contexts of the general purpose registers. Except for the KERNELIN-TERFACE system-call, the contents of user accessible state registers are assumed to be scratched. The floating-point registers are assumed to be preserved accross system calls.

KERNELINTERFACE [Slow Systemcall]

-	r0r2	$-$ KernelInterface \rightarrow	r0r2	≡
_	r3		r3	KIP base address
_	r4		r4	API Version
_	r5	tlbia	r5	API Flags
_	rб		r6	Kernel ID
_	r7r31		r7r31	≡
_	lr		lr	≡
_	ctr		ctr	≡
_	cr		cr	≡
_	xer		xer	≡

For this system-call, all registers other than the output registers are preserved.

EXCHANGEREGISTERS [Systemcall]

_	r0	- Exchange Registers $ ightarrow$	r0	\sim
-	r1		r1	≡
-	r2		r2	≡
dest	r3	bctrl	r3	result
control	r4		r4	control
SP	r5		r5	SP
IP	rб		rб	IP
FLAGS	r7		r7	FLAGS
UserDefinedHandle	r8		r8	UserDefinedHandle
pager	r9		r9	pager
isLocal	r10		r10	isLocal
-	r11, r12		r11, r12	\sim
UTCB	r13		r13	UTCB
-	r14r29		r14r29	\sim
-	r30, r31		r30, r31	≡
-	lr		lr	\sim
ExchangeRegisters	ctr		ctr	\sim
-	cr		cr	\sim
-	xer		xer	\sim

"FLAGS" refers to the user-modifiable powerpc64 processor flags that are held in the msr register.

THREADCONTROL [Privileged Systemcall]

_	r0	$-$ Thread Control \rightarrow	r0	\sim
_	r1		r1	\equiv
_	r2		r2	\equiv
dest	r3	bctrl	r3	result
space	r4		r4	\sim
scheduler	r5		r5	\sim
pager	rб		rб	\sim
UtcbLocation	r7		r7	\sim
-	r8r12		r8r12	\sim
UTCB	r13		r13	UTCB
-	r14r29		r14r29	\sim
-	r30, r31		r30, r31	\equiv
-	lr		lr	\sim
ThreadControl	ctr		ctr	\sim
-	cr		cr	\sim
-	xer		xer	\sim

SYSTEMCLOCK [Systemcall]

_	r0	$-$ SystemClock \rightarrow	r0	\sim
_	r1		r1	\equiv
_	r2		r2	\equiv
_	r3	bctrl	r3	clock
-	r4r12		r4r12	\sim
UTCB	r13		r13	UTCB
_	r14r29		r14r29	\sim
-	r30, r31		r30, r31	\equiv
_	lr		lr	\sim
SystemClock	ctr		ctr	\sim
_	cr		cr	\sim
-	xer		xer	\sim

THREADSWITCH [Systemcall]

_	r0	$-$ ThreadSwitch \rightarrow	r0	\sim
_	r1		r1	\equiv
-	r2		r2	\equiv
dest	r3	bctrl	r3	\sim
_	r4r12		r4r12	\sim
UTCB	r13		r13	UTCB
_	r14r29		r14r29	\sim
-	r30, r31		r30, r31	\equiv
-	lr		lr	\sim
ThreadSwitch	ctr		ctr	\sim
-	cr		cr	\sim
-	xer		xer	\sim

SCHEDULE [Systemcall]

_	r0	$-$ Schedule \rightarrow	r0	\sim
_	r1		r1	=
-	r2		r2	\equiv
dest	r3	bctrl	r3	result
time control	r4		r4	time control
processor control	r5		r5	\sim
priority	rб		rб	\sim
preemption control	r7		r7	\sim
-	r8r12		r8r12	\sim
UTCB	r13		r13	UTCB
-	r14r29		r14r29	\sim
-	r30, r31		r30, r31	\equiv
-	lr		lr	\sim
Schedule	ctr		ctr	\sim
-	cr		cr	\sim
-	xer		xer	\sim

IPC [Systemcall]

_	r0	$-$ Ipc \rightarrow	r0	\sim
_	rl	L. L	r1	≡
_	r2		r2	≡
to	r3	bctrl	r3	from
FromSpecifier	r4		r4	\sim
Timeouts	r5		r5	\sim
_	r6r12		r6r12	\sim
UTCB	r13		r13	UTCB
MR_{0}	r14		r14	MR_0
MR_{1}	r15		r15	MR_{1}
MR_2	r16		r16	MR_2
MR_{3}	r17		r17	MR_3
MR_4	r18		r18	MR_4
MR_{5}	r19		r19	MR_{5}
MR_{6}	r20		r20	MR_{6}
MR_{7}	r21		r21	MR_{7}
MR_{8}	r22		r22	MR_8
MR 9	r23		r23	MR_{9}
_	r24r29		r24r29	\sim
_	r30, r31		r30, r31	≡
_	lr		lr	\sim
Ipc	ctr		ctr	\sim
-	cr		cr	\sim
_	xer		xer	\sim

LIPC [Systemcall]

_	r0	$-$ Lipc \rightarrow	r0	\sim
_	r1		r1	\equiv
-	r2		r2	\equiv
to	r3	bctrl	r3	from
FromSpecifier	r4		r4	\sim
Timeouts	r5		r5	\sim
-	r6r12		r6r12	\sim
UTCB	r13		r13	UTCB
MR_{0}	r14		r14	MR_0
MR_{1}	r15		r15	MR_{1}
MR_2	r16		r16	MR_2
MR_{3}	r17		r17	MR_{3}
MR_4	r18		r18	MR_4
MR_{5}	r19		r19	MR_{5}
MR_{6}	r20		r20	MR_{6}
MR_{7}	r21		r21	MR_7
MR_{8}	r22		r22	MR_8
MR_{9}	r23		r23	MR_{9}
-	r24r29		r24r29	\sim
-	r30, r31		r30, r31	\equiv
-	lr		lr	\sim
Lipc	ctr		ctr	\sim
-	cr		cr	\sim
_	xer		xer	\sim

UNMAP [Systemcall]

_	r0	$-$ Unmap \rightarrow	r0	\sim
_	r1		r1	\equiv
_	r2		r2	\equiv
control	r3	bctrl	r3	\sim
_	r4r12		r4r12	\sim
UTCB	r13		r13	UTCB
_	r14r29		r14r29	\sim
_	r30, r31		r30, r31	≡
_	lr		lr	\sim
Unmap	ctr		ctr	\sim
_	cr		cr	\sim
_	xer		xer	\sim

SPACECONTROL [Privileged Systemcall]

_	r0	- Space Control \rightarrow	r0	\sim
_	r1	_	r1	\equiv
_	r2		r2	\equiv
SpaceSpecifier	r3	bctrl	r3	result
control	r4		r4	control
KernelInterfacePageArea	r5		r5	\sim
UtcbArea	rб		r6	\sim
Redirector	r7		r7	\sim
_	r8r12		r8r12	\sim
UTCB	r13		r13	UTCB
_	r14r29		r14r29	\sim
_	r30, r31		r30, r31	\equiv
_	lr		lr	\sim
SpaceControl	ctr		ctr	\sim
_	cr		cr	\sim
_	xer		xer	\sim
		•		

PROCESSORCONTROL

_ [P	rivileged	Systemcall]
------	-----------	-------------

_	r0	$-$ Processor Control \rightarrow	r0	\sim
-	r1		r1	\equiv
-	r2		r2	\equiv
ProcessorNo	r3	bctrl	r3	result
InternalFreq	r4		r4	\sim
ExternalFreq	r5		r5	\sim
voltage	rб		r6	\sim
-	r7r12		r7r12	\sim
UTCB	r13		r13	UTCB
-	r14r29		r14r29	\sim
-	r30, r31		r30, r31	\equiv
-	lr		lr	\sim
ProcessorControl	ctr		ctr	\sim
-	cr		cr	\sim
-	xer		xer	\sim

MEMORYCONTROL [Privileged Systemcall]

$- \text{ Memory Control} \rightarrow$ r0 r0 _ \sim \equiv _ rlr1_ r2 r2 \equiv control r3 r3 bctrl result attribute₀ r4 attribute₁ r5 r4 \sim \sim r5 attribute₂ r6 rб \sim r7 $attribute_3$ r7 \sim - r8...r12 UTCB r13 r8...r12 \sim UTCBr13 – r14…r29 r14...r29 \sim — r30, r31 r30, r31 \equiv lr lr \sim _ MemoryControl \sim ctr ctr \sim cr cr _ – xer xer \sim

D.3 Memory Attributes [powerpc64]

The powerpc64 architecture supports the following memory/cache attribute values, to be used with the MEMORYCON-TROL system-call:

attribute	value
Default	0
Uncached	1
Coherent	2

The default attributes depend on the platform and not all modes are defined for all processors.

D.4 Exception Message Format [powerpc64]

System Call Trap

Flags (64)	MR 12
SP (64)	MR 11
IP (64)	MR 10
r0 (64)	MR ₉
r10 (64)	MR ₈
r9 (64)	MR ₇
r8 (64)	MR ₆
r7 (64)	MR $_5$
r6 (64)	MR_4
r5 ₍₆₄₎	MR ₃
r4 (64)	MR_2
r3 (64)	MR_1
-5 (44) $0_{(4)}$ $t = 0_{(6)}$ $u = 12_{(6)}$	MR ₀

System Call Trap Message to Exception Handler

When user code executes the PowerPC *sc* instruction, the kernel delivers the system call trap message to the exception handler. The kernel preserves only partial user state when handling a *sc* instruction. State is preserved similarly for the inclusive set of saved registers according the the 64-bit PowerPC elf ABI for function calls.

The non-volatile registers are: r1, r2, r13 ... r31, CR2 ... CR4

The volatile registers are: r0, r3 ... r12, LR, CTR, XER, CR0, CR1, CR5 ... CR7

Thread virtual registers may also be clobbered.

Generic Traps

Generic Trap Message To Exception Handler



The kernel synthesizes exception messages in response to architecture specific events. Some traps are handled by the kernel and therefore do not generate exception messages. Exceptions that provide an error address use the *ErrorAddress* register and specify 7 Untyped words, otherwise only 6 Untyped words will be sent. The kernel preserves all user state, including thread virtual registers.

For some exceptions, The following is a table of values for the Generic Trap ExceptionNo:

Exception	ExceptionNo	ErrorCode	Delivered	ErrorAddress
System Reset	0x100	-	No	-
Machine Check	0x200	-	No	-
DSI	0x300	DSISR	If not paging related	Yes
ISI	0x400	-	If not paging related	No
Interrupt	0x500	-	No	No
Alignment	0x600	DSISR	Yes	Yes
Program	0x700	-	Yes	Yes
FPU Unavailable	0x800	-	No	-
Decrementer	0x900	-	No	-
System Call	0xc00	-	No	-
Trace	0xd00	-	If kdb not using	No
FPU Assist	0xe00	-	Yes	No
Performance	0xf00	-	Yes	No
Breakpoint	0x1300	-	Yes	No
Soft Patch	0x1500	-	Yes	No
Maintenance	0x1600	-	Yes	No
Instrumentation	0x2000	-	Yes	No

Note, not all of these exceptions will be delivered via exception IPC. Some will be handled by the kernel. Delivered exceptions are indicated in the last column of the table above.

D.5 Booting [powerpc64]

IBM OpenFirmware Machines

L4 must be loaded into memory at the physical location defined by the kernel's ELF header. It can be started with virtual addressing enabled or disabled. Execution of L4 must begin at the entry point defined by the kernel's ELF header.

When entering the kernel, the registers which support in-register file parameter passing, R3–R10 according to the Open-Power ABI, must be cleared for upwards compatibility, except as noted below. All other registers in the register file are undefined at kernel entry.

The kernel may use OpenFirmware for debug console I/O. To support OpenFirmware I/O, the OpenFirmware virtual mode client call-back address must be passed to the kernel in register R5, and OpenFirmware must be prepared to handle client call-backs using virtual addressing???. In all other cases, register R5 must be zero.

The boot loader must copy the OpenFirmware device tree to memory, and record its physical location in a memory descriptor of the kernel interface page. The copy of the device tree must include the package handles of the device tree nodes

Appendix E

Alpha Interface

E.1 Virtual Registers [alpha]

Thread Control Registers (TCRs)

TCRs are mapped to memory locations. They are implemented as part of the Alpha-specific user-level thread control block (UTCB). The address of the current thread's UTCB is identical to the thread's local ID, and is thus immutable. The UTCB (and hence local ID) is available through the rdunique PAL call. UTCB objects of the current thread can be accessed as any other memory object. UTCBs of other threads must not be accessed, even if they are physically accessible.



MyLocalId = UTCB address (64)	call_pal rdunique
-------------------------------	-------------------

The TCR *MyLocalId* is not part of the UTCB. On Alpha it is identical with the UTCB address and can be found using the rdunique PAL call.

Message Registers (MRs)

Message registers MR $_0$ through MR $_8$ map to the processor's general purpose register file for IPC and LIPC calls. The remaining message registers map to memory locations in the UTCB. MR $_9$ starts at byte offset 200 in the UTCB, and successive message registers follow in memory.

For the other system calls, message registers map to memory locations in the UTCB, with MR $_0$ starting at byte offset 128.

MR 0...8

MR 8	s5
MR 7	s4
MR ₆	s3
MR 5	s2
MR 4	s1
MR 3	s0
MR 2	t7
MR 1	t6
MR ₀	s6

MR 9...63 [UTCB fields]



Buffer Registers (BRs)

The buffer registers map to memory locations in the UTCB. BR $_0$ is at byte offset 640 in the UTCB, BR $_1$ at byte offset 648, etc.





UTCB Memory With Undefined Semantics

The kernel will associate no semantics with memory located at $UTCB \ address + 128...UTCB \ address + 199$. The application can use this memory as thread local storage, e.g., for implementing the L4 API. Note, however, that the memory contents within this region may be overwritten during a system-call operating on message registers.

All undefined UTCB memory which is not covered by the above mentioned region may have kernel defined semantics.

E.2 Systemcalls [alpha]

The system-calls invoked via the 'jsr' instruction are located in the kernel's area of the virtual address space. Their precise locations are stored in the kernel interface page (see page 2). One may invoke the system calls with any instruction that branches to the appropriate target, as long as the return-address register (RA) contains the correct return address.

The locations of the system-calls are fixed during the life of an application, although they may change outside of the life of an application. It is not valid to prelink an application against a set of system call locations. The official locations are always provided in the kip.

Unless explicitly stated, the kernel follows the Alpha calling convention for the system call interface. This means that arguments are passed in the a0 - a5 registers and the result is placed in the v0 register. All 's' registers are preserved and all 't' registers are undefined. The sp and ra registers are also preserved.

All floating point registers are preserved across a system call.

All other registers contain return values, are undefined, or may be preserved according to processor specific rules.

KERNELINTERFACE [Slow Systemcall]



EXCHANGEREGISTERS [S

[Systemcall]

_	v0	- Exchange Registers $ ightarrow$	v0	result
dest	a0		a0	control
control	a1		al	SP
SP	a2	jsr ra, ExchangeRegisters	a2	IP
IP	a3		a3	FLAGS
FLAGS	a4		a4	UserDefinedHandle
UserDefinedHandle	а5		a5	pager
pager	t1		t1	\sim
		1		

THREADCONTROL [Privileged Systemcall]

_	v0	$-$ Thread Control \rightarrow	v0	result
dest	a0		a0	\sim
SpaceSpecifier	al		al	\sim
Scheduler	a2	jsr ra, <i>ThreadControl</i>	a2	\sim
Pager	аЗ		a3	\sim
UtcbLocation	a4		a4	\sim
_	a5		a5	\sim
			•	

SYSTEMCLOCK [Systemcall]

_	v0	$-$ SystemClock \rightarrow	v0	clock
_	a0		a0	\sim
_	a1		al	\sim
_	a2	jsr ra, <i>SystemClock</i>	a2	\sim
_	аЗ		a3	\sim
_	a4		a4	\sim
_	a5		a5	\sim

Note that the SystemClock system call is currently UNIMPLEMENTED on Alpha.

THREADSWITCH [Systemcall]

_	v0	$-$ ThreadSwitch \rightarrow	v0	\sim
dest	a0		a0	\sim
_	a1		a1	\sim
_	a2	jsr ra, <i>ThreadSwitch</i>	a2	\sim
_	аЗ		a3	\sim
_	a4		a4	\sim
_	a5		a5	\sim
		•		

SCHEDULE [Systemcall]

-	v0	$-$ Schedule \rightarrow	v0	result
dest	a0		a0	TimeControl
TimeControl	a1		al	\sim
ProcessorControl	a2	jsr ra, <i>Schedule</i>	a2	\sim
Priority	a3		аЗ	\sim
PreemptionControl	a4		a4	\sim
-	а5		a5	\sim

IPC [Systemcall]

_	v0	$-$ Ipc \rightarrow	v0	result
dest	a0		a0	\sim
source	a1		a1	\sim
timeout	a2	jsr ra, <i>Ipc</i>	a2	\sim
-	аЗ		a3	\sim
_	a4		a4	\sim
-	а5		a5	\sim
MR_{0}	s6		s6	MR_{0}
MR_{1}	t6		t6	MR_{1}
MR_2	t7		t7	MR_2
MR_{3}	s0		s0	MR_{3}
MR_4	s1		s1	MR_4
MR_{5}	s2		s2	MR_{5}
MR_{6}	s3		s3	MR_{6}
MR_{7}	s4		s4	MR_{7}
MR_{8}	s5		s5	MR_{8}

LIPC [Systemcall]

_	v0	$-$ Lipc \rightarrow	v0	result
dest	a0		a0	\sim
source	a1		a1	\sim
timeout	a2	jsr ra, <i>Lipc</i>	a2	\sim
-	аЗ		a3	\sim
-	а4		a4	\sim
-	а5		a5	\sim
MR_0	s6		s6	MR_0
MR_{1}	t6		t6	MR_{1}
MR_2	t7		t7	MR_2
MR_{3}	s0		s0	MR_3
MR_4	s1		s1	MR_4
MR_{5}	s2		s2	MR_{5}
MR_{6}	s3		s3	MR_{6}
MR_7	s4		s4	MR_7
MR_8	s5		s5	MR_8

Note that on Alpha LIPC is not implemented: use IPC instead.

UNMAP [Systemcall]

_	v0	- Unmap $ ightarrow$	v0	\sim
control	a0		a0	\sim
_	al		al	\sim
-	a2	jsr ra, <i>Unmap</i>	a2	\sim
_	a3		a3	\sim
-	а4		a4	\sim
-	a5		a5	\sim

SPACECONTROL [Privileged Systemcall]

-	v0	- Space Control \rightarrow	v0	result
SpaceSpecifier	a0		a0	control
control	al		al	\sim
KIPArea	a2	jsr ra, <i>SpaceControl</i>	a2	\sim
UTCBArea	аЗ		аЗ	\sim
Redirector	а4		a4	\sim
-	а5		a5	\sim

PROCESSORCONTROL [Privileged Systemcall]

-	v0	$-$ Processor Control \rightarrow	v0	result
ProcessorNo	a0		a0	\sim
control	a1		al	\sim
InternalFreq.	a2	jsr ra, ProcessorControl	a2	\sim
ExternalFreq.	a3		a3	\sim
voltage	a4		a4	\sim
_	a5		a5	\sim

Note that on Alpha the ProcessorControl system call is not implemented.

MEMORYCONTROL [Privileged Systemcall]

_	v0	$-$ Memory Control \rightarrow	v0	result
control	a0		a0	\sim
attribute0	a1		al	\sim
attribute l	a2	jsr ra, MemoryControl	a2	\sim
attribute2	a3		a3	\sim
attribute3	а4		a4	\sim
_	a5		a5	\sim

Note that on Alpha the MemoryControl system call is not implemented: the memory attributes for a page are defined by the system, and cannot be controlled by the application (or kernel).

E.3 Booting [alpha]

All SRM based machines

L4 must be loaded at the virtual address defined in the ELF header (corresponding to the physical region of the virtual address space). The kernel also requires the bootloader to initialise some kernel data structures, so the supplied bootloader is recommended.

The preferred method for booting the kernel is via BootP. Consult the SRM documentation for instructions on setting up SRM to boot a file from a remote host.

Appendix F

MIPS-64 Interface

F.1 Virtual Registers [MIPS-64]

Thread Control Registers (TCRs)

TCRs are mapped to memory locations. They are implemented as part of the mips64-specific user-level thread control block (UTCB). The address of the current thread's UTCB is identical to the thread's local ID, and is thus immutable. The UTCB (and hence local ID) is available in the k0 register. UTCB objects of the current thread can be accessed as any other memory object. UTCBs of other threads must not be accessed, even if they are physically accessible.



MyLocalId = UTCB address (64) UTCB syscall
--

The TCR *MyLocalId* is not part of the UTCB. On mips64 it is identical with the UTCB address and is always in the k0 register. The register should be treated as read-only. If modified, the effects are undefined.

Message Registers (MRs)

Message registers MR $_0$ through MR $_8$ map to the processor's general purpose register file for IPC and LIPC calls. The remaining message registers map to memory locations in the UTCB. MR $_9$ starts at byte offset 200 in the UTCB, and successive message registers follow in memory.

The first nine message registers are mapped to the registers v1, s0 to s7. MR 9...63 are mapped to memory in the UTCB.

MR 0...8

MR 0 (64)	v1
MR 1 (64)	s0
MR _{2 (64)}	s1
MR _{3 (64)}	s2
MR 4 (64)	s3
MR 5 (64)	s4
MR 6 (64)	s5
MR 7 (64)	s6
MR 8 (64)	s7

MR 0...63 [UTCB fields]



Buffer Registers (BRs)

The buffer registers map to memory locations in the UTCB. BR $_0$ is at byte offset 640 in the UTCB, BR $_1$ at byte offset 648, etc.

$BR_{0...32}$ [UTCB fields]



UTCB Memory With Undefined Semantics

The kernel will associate no semantics with memory located at UTCB address + 128... UTCB address + 191. The application can use this memory as thread local storage, e.g., for implementing the L4 API. Note, however, that the memory contents within this region may be overwritten during a system-call operating on message registers.

All undefined UTCB memory which is not covered by the above mentioned region may have kernel defined semantics.

F.2 Systemcalls [MIPS-64]

The system-calls invoked via the *jal* instruction are located in the kernel's area of the virtual address space. Their precise locations are stored in the kernel interface page (see page 2). One may invoke the system calls with any instruction that branches to the appropriate target, as long as the return-address register *RA* contains the correct return address.

The locations of the system-calls are fixed during the life of an application, although they may change outside of the life of an application. It is not valid to prelink an application against a set of system call locations. The official locations are always provided in the KIP.

In general, the kernel follows the MIPS ABI64 calling convention for the system call boundary. This means that arguments are passed in the a0 - a7 registers, and the result is placed in the v0 register. All floating point registers are preserved across a system call. All other registers contain return values, are undefined, or may be preserved according to processor specific rules.

KERNELINTERFACE [Slow Systemcall]

0x1FACECA1114E1F64	at	$-$ KernelInterface \rightarrow	at	≡
_	v0,v1		v0,v1	≡
_	a0a3		a0a3	≡
_	t0	opcode 0x07FFFFFF	a4	KIP base address
_	t1		a5	API Version
_	t2		a6	API Flags
_	t3		a7	Kernel ID
_	t4t7		t4t7	≡
_	s0s7		s0s7	≡
_	t8, t9		t8, t9	≡
_	gp, sp		gp, sp	≡
_	<i>s</i> 8		s8	≡
-	ra		ra	\equiv

For this system-call, all registers other than the output registers are preserved.

EXCHANGEREGISTERS [Systemcall]

_	at	$-$ Exchange Registers \rightarrow	at	\sim
_	v0		v0	result
_	v1		v1	\sim
dest	a0	jal ExchangeRegisters	a0	control
control	al		al	SP
SP	a2		a2	IP
IP	аЗ		a3	FLAGS
FLAGS	t0		a4	pager
UserDefinedHandle	t1		a5	UserDefinedHandle
pager	t2		a6	\sim
-	t3		a7	\sim
-	t4t7		t4t7	\sim
-	s0s7		s0s7	\sim
-	t8, t9		t8, t9	\sim
-	gp		gp	\sim
-	sp		sp	≡
-	s8		s8	≡
-	ra		ra	\sim

THREADCONTROL [Privileged Systemcall]

_	at	- Thread Control $ ightarrow$	at	\sim
_	v0		v0	result
_	v1		v1	\sim
dest	a0	jal ThreadControl	a0	\sim
space	a1		a1	\sim
scheduler	a2		a2	\sim
pager	аЗ		a3	\sim
UTCB	t0		a4	\sim
_	t1t3		a5a7	\sim
_	t4t7		t4t7	\sim
_	s0s7		s0s7	\sim
_	t8, t9		t8, t9	\sim
_	gp		gp	\sim
_	sp		sp	\equiv
_	s8		s8	\equiv
_	ra		ra	\sim

SYSTEMCLOCK [Systemcall]

_	at	$-$ SystemClock \rightarrow	at	\sim
_	v0		v0	clock
_	v1		v1	\sim
_	a0a3	jal SystemClock	a0a3	\sim
_	t0t3		a4a7	\sim
_	t4t7		t4t7	\sim
_	s0s7		s0s7	\sim
_	t8, t9		t8, t9	\sim
_	gp		gp	\sim
_	sp		sp	\equiv
_	s8		s8	\equiv
_	ra		ra	\sim

THREADSWITCH [Systemcall]

_	at	$-$ ThreadSwitch \rightarrow at	\sim
_	v0, v1	v0, v1	\sim
dest	a0	a0	\sim
_	a1a3	jal ThreadSwitch a1a3	\sim
_	t0t3	a4a7	\sim
_	t4t7	t4t7	\sim
_	s0s7	s0s7	\sim
_	t8, t9	t8, t9	\sim
_	gp	gp	\sim
_	sp	sp	\equiv
_	s8	s8	\equiv
_	ra	ra	\sim

SCHEDULE [Systemcall]

_	at	$-$ Schedule \rightarrow	at	\sim
_	vO		v0	result
-	v1		v1	\sim
dest	a0	jal <i>Schedule</i>	a0	time control
time control	a1		a1	\sim
processor control	a2		a2	\sim
priority	aЗ		a3	\sim
preemption control	t0		a4	\sim
-	t1t3		a5a7	\sim
_	t4t7		t4t7	\sim
-	s0s7		s0s7	\sim
-	t8, t9		t8, t9	\sim
_	gp		gp	\sim
-	sp		sp	≡
_	s8		s8	≡
_	ra		ra	\sim

IPC [Systemcall]

_	at	$-$ Ipc \rightarrow	at	\sim
_	v0		v0	result
$MR_{(0)}$	v1		v1	$MR_{(0)}$
to	a0	jal <i>Ipc</i>	a0	\sim `
FromSpecifier	a1		al	\sim
Timeouts	a2		a2	\sim
_	аЗ		a3	\sim
_	t0t3		a4a7	\sim
_	t4t7		t4t7	\sim
MR_{1}	s0		s0	MR_{1}
MR_2	s1		s1	MR_2
MR_{3}	s2		s2	MR_{3}
MR_4	s3		s3	MR_4
MR_{5}	s4		s4	MR_{5}
MR_{6}	s5		s5	MR_{6}
MR_7	s6		s6	MR_7
MR ₈	s7		s7	MR_8
_	t8, t9		t8, t9	\sim
_	gp		gp	\sim
_	sp		sp	\equiv
_	s8		s8	\equiv
-	ra		ra	\sim

LIPC [Systemcall]

_	at	$-$ Lipc \rightarrow	at	\sim
_	v0		v0	result
_	v1		v1	\sim
to	a0	jal <i>Lipc</i>	a0	\sim
FromSpecifier	a1		a1	\sim
Timeouts	a2		a2	\sim
_	аЗ		a3	\sim
-	t0t3		a4a7	\sim
_	t4t7		t4t7	\sim
MR_{0}	s0		s0	MR_0
MR_{1}	s1		s1	MR_{1}
MR_2	s2		s2	MR_2
MR_{3}	s3		s3	MR_{3}
MR_4	s4		s4	MR_4
MR_{5}	s5		s5	MR_{5}
MR_{6}	s6		s6	MR_{6}
MR_{7}	s7		s7	MR_{7}
_	t8, t9		t8, t9	\sim
-	gp		gp	\sim
-	sp		sp	\equiv
_	s8		s8	\equiv
_	ra		ra	\sim

UNMAP [Systemcall]

-	at	$-$ Unmap \rightarrow a	at	\sim
-	v0, v1	1	v0, v1	\sim
control	a0		<i>a0</i>	\sim
-	a1a3	jal Unmap	я1a3	\sim
-	t0t3	6	я4a7	\sim
-	t4t7	1	4 <i>t</i> 7	\sim
-	s0s7	2	s0s7	\sim
-	t8, t9	1	t8, t9	\sim
-	gp	8	зp	\sim
-	sp	2	sp	\equiv
_	s8	2	\$8	\equiv
-	ra		ra	\sim

SPACECONTROL [Privileged Systemcall]

_	at	- Space Control \rightarrow	at	\sim
_	v0	_	v0	result
_	v1		v1	\sim
SpaceSpecifier	a0	jal SpaceControl	a0	control
control	al		a1	\sim
KernelInterfacePageArea	a2		a2	\sim
UtcbArea	аЗ		аЗ	\sim
Redirector	t0		a4	\sim
_	t1t3		a5a7	\sim
_	t4t7		t4t7	\sim
_	s0s7		s0s7	\sim
_	t8, t9		t8, t9	\sim
_	gp		gp	\sim
_	sp		sp	≡
_	s8		s8	\equiv
_	ra		ra	\sim

PROCESSORCONTROL

Privileged Systemcal]
----------------------	---

_	at	$-$ Processor Control \rightarrow	at	\sim
_	v0		v0	result
_	v1		v1	\sim
processor no	a0	jal ProcessorControl	a0	\sim
InternalFreq	al		al	\sim
ExternalFreq	a2		a2	\sim
voltage	аЗ		a3	\sim
-	t0t3		a4a7	\sim
_	t4t7		t4t7	\sim
_	s0s7		s0s7	\sim
_	t8, t9		t8, t9	\sim
_	gp		gp	\sim
-	sp		sp	\equiv
-	s8		s8	\equiv
-	ra		ra	\sim

MEMORYCONTROL [Privileged Systemcall]

_	at	$-$ Memory Control \rightarrow	at	\sim
_	v0		v0	result
_	v1		v1	\sim
control	a0	jal MemoryControl	a0	\sim
$attribute_0$	al		al	\sim
$attribute_1$	a2		a2	\sim
$attribute_2$	a3		a3	\sim
$attribute_3$	t0		a4	\sim
_	t1t3		a5a7	\sim
_	t4t7		t4t7	\sim
_	s0s7		s0s7	\sim
_	t8, t9		t8, t9	\sim
_	gp		gp	\sim
_	sp		sp	\equiv
_	s8		s8	\equiv
_	ra		ra	\sim

F.3 Memory Attributes [MIPS-64]

The mips64 architecture supports the following memory/cache attribute values, to be used with the MEMORYCONTROL system-call:

attribute	value
Default	0
Uncached	1
Write-back	2
Write-through	3
Write-through (no allocate)	4
Coherent	5
Flush-I (Flush instruction cache)	30
Flush-D (Flush data cache)	31

The default attributes depend on the platform and not all modes are defined for all processors.

Before disabling the cache for a page, the software must ensure that all memory belonging to the target page is flushed from the cache.

F.4 Exception Message Format [MIPS-64]

System Call Trap

Flags (64)							
SP (64)							
IP (64)							
a7/t3 (64)							
a6/t2 (64)							
a5/t1 (64)	MR ₈						
a4/t0 (64)	MR 7						
a3 (64)	MR ₆						
a2 (64)	MR $_5$						
al (64)							
a0 (64)							
v1 (64)							
v0 (64)	MR_{1}						
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	MR ₀						

System Call Trap Message to Exception Handler

When user code executes the Mips *syscall* instruction, the kernel delivers the system call trap message to the exception handler. The kernel preserves only partial user state when handling a *syscall* instruction. State is preserved similarly for the inclusive set of saved registers according the the MIPS ABI 64,n32,o32 for function calls.

The non-volatile registers are: *s0*...*s7*, *gp*, *sp*, *fp/s8*

The volatile registers are: AT, v0, v1, $a0 \dots a7$, $t4 \dots t9$, k0, k1, ra, hi, loThread virtual registers may also be clobbered.

Generic Traps

Generic Trap Message To Exception Handler

LocalID (64)				
ErrorCode (64)				
ExceptionNo (64)				
Flags (64)				
SP (64)				
IP (64)				
-5 (44) $0_{(4)}$ $t = 0_{(6)}$ $u = 6_{(6)}$	MR			

The kernel synthesizes exception messages in response to architecture specific events. Some traps are handled by the kernel and therefore do not generate exception messages. The kernel preserves all user state, including thread virtual registers.

The following is a table of values for the Generic Trap *ExceptionNo*:

Exception	ExceptionNo	ErrorCode	Delivered
Interrupt	0	-	No
TLB Write Denied	1	-	No
TLB Miss Load	2	-	No
TLB Miss Store	3	-	No
Address Error (load/execute)	4	BadVAddress	Yes
Address Error (store)	5	BadVAddress	Yes
Bus Error (instruction)	6	-	Yes
Bus Error (data)	7	-	Yes
System Call	8	-	$\mathrm{v0} \ge 0$
Break Point	9	-	$!(-111 \ge AT \ge -100)$
Reserved Instruction	10	Instruction	$AT \neq MAGIC_KIP_REQUEST$
Coprocessor Unavailable	11	Cause Register	CP0, CP2, CP3
Arithmetic Overflow	12	-	Yes
Trap	13	-	Yes
Virtual Coherency (instruction)	14	-	Yes
Floating Point	15	-	Yes
Watch Point	23	-	Unless used by kdb
Virtual Coherency (data)	31	-	Yes

Note, not all of these exceptions will be delivered via exception IPC. Some will be handled by the kernel. Delivered exceptions are indicated in the last column of the table above.

F.5 Booting [MIPS-64]

The kernel is provided as an ELF file and must be loaded according to the load addresses defined in the ELF header (corresponding to the physical region of the virtual address space). The kernel must be started in 64bit mode.

Appendix G

AMD64 Interface

G.1 Virtual Registers [amd64]

Thread Control Registers (TCRs)

TCRs are implemented as part of the amd64-specific user-level thread control block (UTCB). The address of the current thread's UTCB will not change over the lifetime of the thread. Setting the UTCB address of an active thread via THREAD-CONTROL is similar to deletion and re-creation. There is a fixed correlation between the UtcbLocation parameter when invoking THREADCONTROL and the UTCB address. The UTCB address of the current thread can be loaded through a machine instruction

mov %gs:[0], %r

UTCB objects of the current thread can then be accessed as any other memory object. UTCBs of other threads must not be accessed, even if they are physically accessible. ThreadWord0 and ThreadWord1 are free to be used by systems software (e.g., IDL compilers). The kernel associates no semantics with these words.





The TCR *MyLocalId* is not part of the UTCB. On amd64 it is identical with the UTCB address and can be loaded from memory location gs:[0].

Message Registers (MRs)

Memory-mapped MRs are implemented as part of the amd64-specific user-level thread control block (UTCB). The address of the current thread's UTCB will not change over the lifetime of the thread. Setting the UTCB address of an active thread via THREADCONTROL is similar to deletion and re-creation. There is a fixed correlation between the UtcbLocation parameter when invoking THREADCONTROL and the UTCB address. The UTCB address of the current thread can

be loaded through a machine instruction

mov %gs:[0], %r

UTCB objects of the current thread can then be accessed as any other memory object. UTCBs of other threads must not be accessed, even if they are physically accessible.

The first 8 message registers MR $_0$ through MR $_7$ are always mapped to general register. MR $_{8...63}$ are always mapped to memory.

 $MR_{0...7}$

MR 7	R15
MR 6	R14
MR 5	R13
MR 4	R12
MR 3	R10
MR 2	RBX
MR 1	RAX
MR ₀	R09

MR_{8...63} [UTCB fields]



Buffer Registers (BRs)

BRs are implemented as part of the amd64-specific user-level thread control block (UTCB). The address of the current thread's UTCB will not change over the lifetime of the thread. Setting the UTCB address of an active thread via THREAD-CONTROL is similar to deletion and re-creation. There is a fixed correlation between the UtcbLocation parameter when invoking THREADCONTROL and the UTCB address. The UTCB address of the current thread can be loaded through a machine instruction

mov %gs:[0], %r

UTCB objects of the current thread can then be accessed as any other memory object. UTCBs of other threads must not be accessed, even if they are physically accessible.

BR_{0...32} [UTCB fields]



G.2 Systemcalls [amd64]

The system-calls which are invoked by the call instruction take the target of the calls the from system-call link fields in the kernel interface page (see page 2). Each system-call link specifies an address relative to the kernel interface page's base address. An application may use instructions other than call to invoke the system-calls, but must ensure that a valid return address resides on the stack.

KERNELINTERFACE [Slow Systemcall]

_	RAX	- KernelInterface \rightarrow	RAX	base address
_	RCX		RCX	API Version
_	RDX		RDX	API Flags
_	RSI	lock: nop	RSI	Kernel ID
_	RDI	1	RDI	≡
_	RBX		RBX	≡
_	RBP		RBP	=
_	R08		R08	=
_	R09		R09	=
_	R10		R10	=
_	R11		R11	=
_	R12		R12	≡
_	R13		R13	≡
_	R14		R14	≡
_	R15		R15	≡
_	RSP		RSP	≡

EXCHANGEREGISTERS [Systemcall]

dest	RAX	$-$ Exchange Registers \rightarrow	RAX	result
_	RCX		RCX	\sim
SP	RDX		RDX	SP
control	RSI	call ExchangeRegisters	RSI	control
pager	RDI		RDI	pager
-	RBX		RBX	\sim
_	RBP		RBP	\sim
IP	R08		R08	IP
FLAGS	R09		R09	FLAGS
UserDefinedHandle	R10		R10	UserDefinedHandle
-	R11		R11	~
_	R12		R12	\sim
-	R13		R13	~
_	R14		R14	~
_	R15		R15	\sim
_	RSP		RSP	\sim

"FLAGS" refers to the user-modifiable amd64 processor flags that are held in the RFLAGS register.

	DAV	$-$ Thread Control \rightarrow	DAV	rosult
—	КАЛ	$=$ 1 meau Control \rightarrow	КАА	resuu
—	RCX		RCX	\sim
scheduler	RDX		RDX	\sim
pager	RSI	call ThreadControl	RSI	\sim
dest	RDI		RDI	\sim
_	RBX		RBX	\sim
_	RBP		RBP	\sim
SpaceSpecifier	R08		R08	\sim
UTCBLocation	R09		R09	\sim
_	R10		R10	\sim
_	R11		R11	\sim
_	R12		R12	\sim
_	R13		R13	\sim
_	R14		R14	\sim
_	R15		R15	\sim
_	RSP		RSP	\sim

THREADCONTROL [Privileged Systemcall]

S YSTEM C LOCK	[Systemcall]
OTSTEMOLOCK	[Systemcall]

_	RAX	$-$ SystemClock \rightarrow	RAX	clock
_	RCX	-	RCX	\sim
_	RDX		RDX	\sim
_	RSI	call SystemClock	RSI	\sim
_	RDI	-	RDI	\sim
_	RBX		RBX	\sim
_	RBP		RBP	\sim
_	R08		R08	\sim
_	R09		R09	\sim
_	R10		R10	\sim
_	R11		R11	\sim
_	R12		R12	\sim
_	R13		R13	\sim
_	R14		R14	\sim
_	R15		R15	\sim
_	RSP		RSP	\sim

THREADSWITCH	[Systemcall]
INKLADOWIICH	Loysterricali

_	RAX	$-$ ThreadSwitch \rightarrow	RAX	\sim
_	RCX		RCX	\sim
_	RDX		RDX	\sim
_	RSI	call ThreadSwitch	RSI	\sim
dest	RDI		RDI	\sim
_	RBX		RBX	\sim
_	RBP		RBP	\sim
_	R08		R08	\sim
_	R09		R09	\sim
_	R10		R10	\sim
_	R11		R11	\sim
_	R12		R12	\sim
_	R13		R13	\sim
_	R14		R14	\sim
_	R15		R15	\sim
_	RSP		RSP	\sim
SCHEDULE [Systemcall]

-	RAX	$-$ Schedule \rightarrow	RAX	time control
_	RCX		RCX	\sim
time control	RDX		RDX	\sim
prio	RSI	call Schedule	RSI	\sim
dest	RDI		RDI	\sim
-	RBX		RBX	\sim
-	RBP		RBP	\sim
processor control	R08		R08	\sim
preemption control	R09		R09	\sim
-	R10		R10	\sim
_	R11		R11	\sim
-	R12		R12	\sim
-	R13		R13	\sim
_	R14		R14	\sim
-	R15		R15	\sim
-	RSP		RSP	\sim

IPC [Systemcall]

MR_{1}	RAX	$-$ Ipc \rightarrow	RAX	MR_{1}
_	RCX		RCX	\sim
FromSpecifier	RDX		RDX	\sim
to	RSI	call <i>Ipc</i>	RSI	from
UTCB	RDI		RDI	\equiv
MR_2	RBX		RBX	MR_2
_	RBP		RBP	\sim
Timeouts	R08		R08	\sim
MR_{0}	R09		R09	MR_0
MR_{3}	R10		R10	MR_{3}
_	R11		R11	\sim
MR_4	R12		R12	MR_4
MR_{5}	R13		R13	MR_{5}
MR_{6}	R14		R14	MR_{6}
MR_{7}	R15		R15	MR_7
_	RSP		RSP	\sim
		•		

LIPC [Systemcall]

MR_{1}	RAX	$-$ Lipc \rightarrow	RAX	MR_1
_	RCX		RCX	\sim
FromSpecifier	RDX		RDX	\sim
to	RSI	call <i>Lipc</i>	RSI	from
UTCB	RDI		RDI	\equiv
MR_2	RBX		RBX	MR_2
-	RBP		RBP	\sim
Timeouts	R08		R08	\sim
MR_{0}	R09		R09	MR_0
MR_{3}	R10		R10	MR_{3}
-	R11		R11	\sim
MR_4	R12		R12	MR_4
MR_{5}	R13		R13	MR_{5}
MR_{6}	R14		R14	MR_{6}
MR_{7}	R15		R15	MR_{7}
-	RSP		RSP	\sim

UNMAP [Systemcall]

MR_{1}	RAX	$-$ Unmap \rightarrow	RAX	MR_{1}
_	RCX		RCX	\sim
control	RDX		RDX	\sim
\sim	RSI	call Unmap	RSI	\sim
UTCB	RDI		RDI	\equiv
MR_2	RBX		RBX	MR_2
_	RBP		RBP	\sim
_	R08		R08	\sim
MR_{0}	R09		R09	MR_0
MR_{3}	R10		R10	MR_{3}
_	R11		R11	\sim
MR_4	R12		R12	MR_4
MR_{5}	R13		R13	MR_{5}
MR_{6}	R14		R14	MR_{6}
MR_{7}	R15		R15	MR_7
_	RSP		RSP	\sim
		•		

SPACECONTROL [Privileged Systemcall]

-	RAX	$-$ Space Control \rightarrow	RAX	result
_	RCX		RCX	\sim
KernelInterfacePageArea	RDX		RDX	control
control	RSI	call SpaceControl	RSI	\sim
SpaceSpecifier	RDI		RDI	\sim
_	RBX		RBX	\sim
_	RBP		RBP	\sim
UTCBArea	R08		R08	\sim
Redirector	R09		R09	\sim
_	R10		R10	\sim
_	R11		R11	\sim
_	R12		R12	\sim
_	R13		R13	\sim
_	R14		R14	\sim
_	R15		R15	\sim
_	RSP		RSP	\sim

PROCESSORCONTROL [Privileged Systemcall]

_	RAX	$-$ Processor Control \rightarrow	RAX	result
_	RCX		RCX	\sim
ExternalFrequency	RDX		RDX	\sim
InternalFrequency	RSI	call ProcessorControl	RSI	\sim
ProcessorNo	RDI		RDI	\sim
-	RBX		RBX	\sim
-	RBP		RBP	\sim
voltage	R08		R08	\sim
-	R09		R09	\sim
-	R10		R10	\sim
-	R11		R11	\sim
-	R12		R12	\sim
-	R13		R13	\sim
_	R14		R14	\sim
_	R15		R15	\sim
_	RSP		RSP	\sim
		-		

MEMORYCONTROL [Privileged Systemcall]

MR_{1}	RAX	$-$ Memory Control \rightarrow	RAX	\sim
$attribute_0$	RCX		RCX	\sim
control	RDX		RDX	result
$attribute_1$	RSI	call MemoryControl	RSI	\sim
UTCB	RDI		RDI	\equiv
MR_2	RBX		RBX	\sim
_	RBP		RBP	\sim
$attribute_2$	R08		R08	\sim
MR_{0}	R09		R09	\sim
MR_{3}	R10		R10	\sim
$attribute_3$	R11		R11	\sim
MR_4	R12		R12	\sim
MR_{5}	R13		R13	\sim
MR_{6}	R14		R14	\sim
MR_{7}	R15		R15	\sim
-	RSP		RSP	\sim

G.3 IO-Ports [amd64]

On AMD64 processors, IO-ports are handled as fpages. IO fpages can be mapped, granted, and unmapped like memory fpages. Their minimal granularity is 1. An IO-fpage of size $2^{s'}$ has a $2^{s'}$ -aligned base address p, i.e. $p \mod 2^{s'}=0$. An fpage with base port address p and size $2^{s'}$ is denoted as described below.

In fnage $(n 2^s)$					
10 puge (p, 2)					
	$n_{(1C/40)}$	S' (G)	s = 2 (c)	0rwx	
	P(10/48)	5 (0)			
			1		

IO-ports can only be mapped idempotently, i.e., physical port x is either mapped at IO address x in the task's IO address space, or it is not mapped at all.

Generic Programming Interface

#include <l4/space.h>

 Fpage IoFpage (Word BaseAddress, int FpageSize)

 Fpage IoFpageLog2 (Word BaseAddress, int Log2FpageSize < 64)</th>

 Delivers an IO fpage with the specified location and size.

G.4 Cacheability Hints [amd64]

String items can specify cacheability hints to the kernel (see page 54). For amd64, the cacheability hints have the following semantics.

- hh = 00 Use the processor's default cacheability strategy. Typically, cache lines are allocated for data read and written (assuming that the processor's default strategy is write-back and write-allocate).
- hh = 01 Allocate cache lines in the entire cache hierarchy for data read or written.
- hh = 10 Do not allocate new cache lines (entire cache hierarchy) for data read or written.
- hh = 11 Allocate only new L1 cache line for data read or written. Do not allocate cache lines in lower cache hierarchies.

Convenience Programming Interface

#include <l4/ipc.h>

CacheAllocationHint UseDefaultCacheLineAllocation CacheAllocationHint AllocateNewCacheLines CacheAllocationHint DoNotAllocateNewCacheLines CacheAllocationHint AllocateOnlyNewL1CacheLines

G.5 Memory Attributes [amd64]

The AMD64 architecture in general supports the following memory attributes values.

attribute	value
Default	0
Uncacheable	1
Write Combining	2
Write Through	5
Write Protected	6
Write Back	7

Note that some attributes are only supported on certain processors. See the "AMD64 Architecture Programmer's Manual Volume 2: System Programming" for the semantics of the memory attributes and which processors they are supported on.

Generic Programming Interface

#include <l4/misc.h>

Word DefaultMemory

- Word UncacheableMemory
- Word WriteCombiningMemory

Word WriteThroughMemory

Word WriteProtectedMemory

Word WriteBackMemory

G.6 Exception Message Format [amd64]

	Error	Code			MR 20		
	ExceptionNo						
	RFL	AGS			MR 18		
	R	SP			MR 17		
	R	11			MR 16		
	R	09			MR 13		
	R	08			MR 14		
	RI	3P			MR 13		
	RI	DI			MR 12		
	R	SI			MR 11		
	RI	ЭХ			MR 10		
	RC	CX			MR 9		
	RA	AX			MR 8		
	R	15			MR 7		
	R	14			MR 6		
	R	13			MR $_5$		
	R	12			MR_4		
	R	10			MR ₃		
	RI	3X			MR_2		
	R	IP			MR_1		
$-4/-5_{(44)}$	0 (4)	0 (4)	$t = 0_{(6)}$	$u = 20_{(6)}$	MR ₀		

To Exception Handler

#PF (page fault), #MC (machine check exception), and some #GP (general protection), #SS (stack segment fault), and #NM (no math coprocessor) exceptions are handled by the kernel and therefore do not generate exception messages.

Note that executing an INT n instructions in 32-bit mode will always raise a #GP (general protection). The exception handler may interpret the error code (8n + 2, see processor manual) and emulate the INT n accordingly.

G.7 Processor Mirroring [amd64]

Segments

L4 uses a flat (unsegmented) memory model. There are only three segments available: *user_space*, a read/write segment, *user_space_exec*, an executable segment, and *utcb_address*, a read-only segment. Both *user_space* and *user_space_exec* cover (at least) the complete user-level address space. *Utcb_address* covers only enough memory to hold the UTCB address.

The values of segment selectors *are undefined*. When a thread is created, its segment registers SS, DS, ES and FS are initialized with *user_space*, GS with *utcb_address*, and CS with *user_space_exec*. Whenever the kernel detects a general protection exception and the segment registers are not loaded properly, it reloads them with the above mentioned selectors. From the user's point of view, the segment registers cannot be modified.

However, the binary representation of *user_space* and *user_space_exec* may change at any point during program execution. Never rely on any particular value.

Furthermore, the LSL (load segment limit) machine instruction may deliver wrong segment limits, even floating ones. The result of this instruction is always *undefined*.

Debug Registers

User-level debug registers exist per thread. DR0...3, DR6 and DR7 can be accessed by the machine instructions mov n, DRx and mov DRx,r. However, only task-local breakpoints can be activated, i.e., bits G0...3 in DR7 cannot be set. Breakpoints operate per thread. Breakpoints are signaled as #DB exception (INT 1).

Note that user-level breakpoints are suspended when kernel breakpoints are set by the kernel debugger.

Model-Specific Registers

All privileged threads in the system have read and write access to all the Model-Specific Registers (MSRs) of the CPU. Modification of some MSRs may lead to undefined system behavior. Any access to an MSR by an unprivileged thread will raise an exception.

G.8 Booting [amd64]

PC-compatible Machines

L4 can be loaded at any 16-byte-aligned location beyond 0x1000 in physical memory. It can be started in real mode or in 32-bit protected mode at address 0x100 or 0x1000 relative to its load address. The protected-mode conditions are compliant to the Multiboot Standard Version 0.6.

Start Preconditions					
	Real Mode	32-bit Protected Mode			
load base (L)	$L \ge 0x1000$, 16-byte aligned	$L \ge 0 \mathrm{x1000}$			
load offset (X)	X = 0x100 or X = 0x1000	X = 0x100 or X = 0x1000			
Interrupts	disabled	disabled			
Gate A20	~	open			
EFLAGS	I=0	I=0, VM=0			
CR0	PE=0	PE=1, PG=0			
(E)IP	X	L + X			
CS	L/16	0, 4GB, 32-bit exec			
SS,DS,ES	~	0, 4GB, read/write			
EAX	~	0x2BADB002			
EBX	~	$^{*}P$			
$\langle P+0\rangle$		$\sim OR 1$			
$\langle P+4 \rangle$	n/a	below 640 K mem in K			
$\langle P+8 \rangle$		beyond 1M mem in K			
all remaining registers & flags					
(general, floating point,	~	~			
ESP, xDT, TR, CRx, DRx)					

L4 relocates itself to 0x1000, enters protected mode if started in real mode, enables paging and initializes itself.

Appendix H

SPARC v9 Interface

H.1 Virtual Registers [SPARC V9]

Thread Control Registers (TCRs)

TCRs are mapped to memory locations. They are implemented as part of the sparc64-specific user-level thread control block (UTCB). The address of the current thread's UTCB is identical to the thread's local ID, and is thus immutable. Setting the UTCB address of an active thread via THREADCONTROL is similar to deletion and re-creation. There is a fixed correlation between the UtcbLocation parameter when invoking THREADCONTROL and the UTCB address. The UTCB address is provided in the general purpose register g7 at application start. UTCB objects of the current thread can then be accessed as any other memory object. UTCBs of other threads must not be accessed, even if they are physically accessible. ThreadWord0 and ThreadWord1 are free to be used by systems software (e.g., IDL compilers). The kernel associates no semantics with these words.





The TCR *MyLocalId* is not part of the UTCB. On SPARC v9 it is identical with the UTCB address and can be loaded from register g7.

Message Registers (MRs)

Message registers MR $_0$ through MR $_7$ map to the local registers of the current window in the processor's general purpose register file for IPC and LIPC calls, otherwise they are located in the UTCB. The remaining message registers map to memory locations in the UTCB. MR $_0$ starts at byte offset 512 in the UTCB, and successive message registers follow in memory.

MR 0...7

MR 7	17
MR ₆	16
MR 5	15
MR 4	14
MR 3	13
MR 2	12
MR 1	11
MR 0	10

MR 0...63 [UTCB fields]



Buffer Registers (BRs)

The buffer registers map to memory locations in the UTCB. BR $_0$ is at byte offset 248 in the UTCB, BR $_1$ at byte offset 256, etc.

$BR_{0...32}$ [UTCB fields]



UTCB Memory With Undefined Semantics

The kernel will associate no semantics with memory located at *UTCB address* + 80...*UTCB address* + 247. The application can use this memory as thread local storage, e.g., for implementing the L4 API. Note, however, that the memory contents within this region may be overwritten during a system-call operating on message registers.

All undefined UTCB memory which is not covered by the above mentioned region may have kernel defined semantics.

H.2 Systemcalls [SPARC-v9]

The system-calls which are invoked by the *jmpl* instruction take the target of the calls from the system call link fields in the kernel interface page (see page 2). Each system-call link value specifies an address relative to the kernel interface page's base address. One may invoke the system calls with any instruction that branches to the appropriate target, as long as the return-address is contained in *o*7.

The locations of the system-calls are fixed during the life of an application, although they may change outside of the life of an application. It is not valid to prelink an application against a set of system call locations. The official locations are always provided in the KIP.

The system call definitions below only specify the contexts of the general purpose registers. Except for the KERNELIN-TERFACE system-call, the contents of user accessible state registers are assumed to be scratched. The floating-point registers are assumed to be preserved accross system calls.

KERNELINTERFACE [Slow Systemcall]

_	g1g7	$-$ KernelInterface \rightarrow	g1g7	≡
-	00		00	KIP base address
_	<i>o1</i>		01	API Version
_	<i>o2</i>	ta 0x70	o2	API Flags
_	03		03	Kernel ID
_	<i>o</i> 4		<i>o</i> 7	\equiv
_	1017		1017	≡
_	i0i7		i0i7	\equiv

EXCHANGEREGISTERS [Systemcall]

g1	- Exchange Registers $ ightarrow$	g1	\sim
g2,g3		g2,g3	≡
g4		g4	FLAGS
g5,g6	jmpl ExchangeRegisters	g5,g6	\sim
g7		g7	UTCB
00		00	result
01		<i>o1</i>	control
<i>o2</i>		o2	SP
03		03	IP
<i>o</i> 4		04	pager
o5		05	UserDefinedHandle
<i>o6, o7</i>		<i>o6, o7</i>	≡
1017		1017	≡
i0i0		i0i0	≡
	g1 g2,g3 g4 g5,g6 g7 o0 o1 o2 o3 o4 o5 o6,o7 l017 i0i0	g1- Exchange Registers \rightarrow g2,g3g4g5,g6jmpl ExchangeRegistersg700o102o304o506, o7l017i0i0	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

"FLAGS" refers to the user-modifiable flags held in the SPARC v9 PSTATE register. At present only the CLE (current little-endian) flag can be set.

THREADCONTROL [Privileged Systemcall]

_	g1	$-$ Thread Control \rightarrow	g1	\sim
_	g2,g3		g2,g3	≡
_	g4g6		g4g6	\sim
UTCB	g7	jmpl ThreadControl	g7	UTCB
dest	00		00	result
space	01		<i>o1</i>	\sim
scheduler	<i>o</i> 2		<i>o</i> 2	\sim
pager	03		03	\sim
UtcbLocation	<i>o</i> 4		04	\sim
-	o5		05	\sim
-	<i>o6, o7</i>		<i>o</i> 6, <i>o</i> 7	\equiv
-	1017		1017	\equiv
-	i0i7		i0i7	\equiv

SYSTEMCLOCK [Systemcall]

_	g1	$-$ SystemClock \rightarrow	g1	\sim
_	g2,g3		g2,g3	≡
_	g4g6		g4g6	\sim
UTCB	g7	jmpl SystemClock	g7	UTCB
_	00		00	clock
_	0105		o1o5	\sim
_	<i>o6, o7</i>		<i>o</i> 6, <i>o</i> 7	≡
_	1017		1017	≡
_	i0i7		i0i7	≡

THREADSWITCH [Systemcall]

_	g1	$-$ ThreadSwitch \rightarrow	g1	\sim
_	g2,g3		g2,g3	≡
_	g4g6		g4g6	\sim
UTCB	g7	jmpl ThreadSwitch	g7	UTCB
dest	00		00	\sim
-	o1o5		o1o5	\sim
-	<i>o</i> 6, <i>o</i> 7		<i>o</i> 6, <i>o</i> 7	\equiv
-	<i>l017</i>		1017	\equiv
-	i0i7		i0i7	\equiv

SCHEDULE [Systemcall]

_	g1	$-$ Schedule \rightarrow	g1	\sim
-	g2,g3		g2,g3	≡
_	g4g6		g4g6	\sim
UTCB	g7	jmpl Schedule	g7	UTCB
dest	00		<i>o0</i>	result
time control	01		o1	time control
processor control	<i>o</i> 2		<i>o2</i>	\sim
priority	03		o3	\sim
preemption control	<i>o</i> 4		<i>o</i> 4	\sim
_	o5		<i>o5</i>	\sim
_	<i>o</i> 6, <i>o</i> 7		<i>o</i> 6, <i>o</i> 7	≡
_	1017		1017	\equiv
_	i0i7		i0i7	≡

IPC [Systemcall]

_	g1	$-$ Ipc \rightarrow	g1	\sim
_	g2,g3		g2,g3	\equiv
_	g4g6		g4g6	\sim
UTCB	g7	jmpl <i>Ipc</i>	g7	UTCB
to	00		00	from
FromSpecifier	01		<i>o1</i>	\sim
Timeouts	<i>o</i> 2		<i>o2</i>	\sim
_	0305		0305	\sim
_	<i>o6, o7</i>		<i>o6, o7</i>	\equiv
MR_{0}	10		10	MR_0
MR_{1}	11		11	MR_{1}
MR_2	12		12	MR_2
MR_{3}	13		13	MR_3
MR_{4}	14		14	MR_4
MR_{5}	15		15	MR_{5}
MR_{6}	16		16	MR_{6}
MR_{7}	17		17	MR_{7}
_	i0i5		i0i5	\sim
_	i6, i7		i6, i7	\equiv

LIPC [Systemcall]

-	g1	$-$ Lipc \rightarrow	g1	\sim
-	g2,g3		g2,g3	\equiv
-	g4g6		g4g6	\sim
UTCB	g7	jmpl <i>Lipc</i>	g7	UTCB
to	00		00	from
FromSpecifier	<i>o1</i>		<i>o1</i>	\sim
Timeouts	<i>o2</i>		<i>o2</i>	\sim
_	0305		0305	\sim
_	<i>o6, o7</i>		<i>o</i> 6, <i>o</i> 7	\equiv
MR_{0}	10		10	MR_0
MR_{1}	11		11	MR_{1}
MR_2	12		12	MR_2
MR_{3}	13		13	MR_{3}
MR_4	14		14	MR_4
MR_{5}	15		15	MR_{5}
MR_{6}	16		16	MR_{6}
MR_{7}	17		17	MR_7
_	i0i5		i0i5	\sim
_	i6, i7		i6, i7	\equiv

UNMAP [Systemcall]

_	g1	- Unmap $ ightarrow$	g1	\sim
-	g2,g3		g2,g3	\equiv
_	g4g6		g4g6	\sim
UTCB	g7	jmpl <i>Unmap</i>	g7	UTCB
control	00		00	\sim
-	o1o5		o1o5	\sim
-	<i>o</i> 6, <i>o</i> 7		<i>o</i> 6, <i>o</i> 7	\equiv
_	1017		1017	\equiv
_	i0i7		i0i7	\equiv

SPACECONTROL [Privileged Systemcall]

- Space Control \rightarrow	g1	\sim
	g2,g3	≡
6	g4g6	\sim
jmpl SpaceControl	g7	UTCB
	00	result
	01	control
	<i>o</i> 2	\sim
	03	\sim
	04	\sim
	o5	\sim
	<i>o</i> 6, <i>o</i> 7	≡
	1017	≡
	i0i7	≡
	$\begin{array}{c c} - \text{ Space Control} \rightarrow \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\$	$\begin{array}{c c} - \text{Space Control} \rightarrow & g1 \\ g2,g3 \\ g4g6 \\ g7 \\ o0 \\ o1 \\ o2 \\ o3 \\ o4 \\ o5 \\ o6, o7 \\ 1017 \\ i0i7 \end{array}$

PROCESSORCONTROL [Privileged Systemcall]

_	g1	$-$ Processor Control \rightarrow	g1	\sim
_	g2,g3		g2,g3	\equiv
_	g4g6		g4g6	\sim
UTCB	g7	jmpl ProcessorControl	g7	UTCB
ProcessorNo	00		00	result
InternalFreq	<i>o1</i>		01	\sim
ExternalFreq	<i>o</i> 2		<i>o2</i>	\sim
voltage	03		03	\sim
_	<i>o4, o5</i>		04, 05	\sim
_	<i>o</i> 6, <i>o</i> 7		<i>o</i> 6, <i>o</i> 7	\equiv
_	1017		1017	≡
_	i0i7		i0i7	≡

MEMORYCONTROL [Privileged Systemcall]

_	g1	$-$ Memory Control \rightarrow	g1	\sim
_	g2,g3		g2,g3	≡
_	g4g6		g4g6	\sim
UTCB	g7	jmpl MemoryControl	g7	UTCB
control	00		00	result
$attribute_0$	01		<i>o1</i>	\sim
$attribute_1$	<i>o2</i>		<i>o</i> 2	\sim
$attribute_2$	03		03	\sim
$attribute_3$	04		<i>o</i> 4	\sim
_	o5		<i>o5</i>	\sim
_	<i>o6, o7</i>		<i>o</i> 6, <i>o</i> 7	≡
_	1017		1017	≡
_	i0i7		i0i7	\equiv

SYSTEMCALLS

Appendix I

ARM Interface

I.1 Virtual Registers [ARM]

Thread Control Registers (TCRs)

TCRs are mapped to memory locations. They are implemented as part of the ARM-specific user-level thread control block (UTCB). The address of the current thread's UTCB will not change over the lifetime of the thread. The UTCB address of the current thread can be read from the memory location 0xFF000000. UTCB objects of the current thread can then be accessed as any other memory object. UTCBs of other threads must not be accessed, even if they are physically accessible.



MyLocalId = UTCB address (32)	UTCB syscall
-------------------------------	--------------

The TCR *MyLocalId* is not part of the UTCB. On ARM it is identical with the UTCB address and can be obtained by a load from memory location 0xFF0000000.

Message Registers (MRs)

Message registers MR $_0$ through MR $_4$ map to the processor's general purpose register file for IPC, LIPC and unmap calls. The remaining message registers map to memory locations in the UTCB. MR $_5$ starts at byte offset 84 in the UTCB, and successive message registers follow in memory.

The first five message registers are mapped to the registers r3 to r7. MR 5...63 are mapped to memory in the UTCB.

 $MR_{0...4}$

	1
MR _{0 (32)}	r3
MR 1 (32)	r4
MR _{2 (32)}	r5
MR _{3 (32)}	r6
MR 4 (32)	r7

MR 5...63 [UTCB fields]



Buffer Registers (BRs)

The buffer registers map to memory locations in the UTCB. BR $_0$ is at byte offset 320 in the UTCB, BR $_1$ at byte offset 324, etc.

$BR_{0...32}$ [UTCB fields]



UTCB Memory With Undefined Semantics

The kernel will associate no semantics with memory located at UTCB address + 452...UTCB address + 511. The application can use this memory as thread local storage, e.g., for implementing the L4 API. Note, however, that the memory contents within this region may be overwritten during a system-call operating on message registers.

All undefined UTCB memory which is not covered by the above mentioned region may have kernel defined semantics.

I.2 Systemcalls [ARM]

The system-calls, which are invoked by the *bl* instruction, take the target of the calls from the system call link fields in the kernel interface page (see page 2). Each system-call link value specifies an address relative to the kernel interface page's base address. One may invoke the system calls with any instruction that branches to the appropriate target, as long as the return-address is contained in *r14*.

The locations of the system-calls are fixed during the life of an application, although they may change outside of the life of an application. It is not valid to prelink an application against a set of system call locations. The official locations are always provided in the KIP.

The sp and lr registers are always preserved across system calls. Registers r8..r12 have undefined values following system calls other than KernelInterface.

KERNELINTERFACE [Slow Systemcall]



For this system-call all registers other than the output registers are preserved.

EXCHANGEREGISTERS [Systemcall]

dest	r0	- Exchange Registers $ ightarrow$	r0	result
control	rl		rl	control
SP	r2		r2	SP
IP	r3	bl ExchangeRegisters	r3	IP
FLAGS	r4		r4	FLAGS
UserDefinedHandle	r5		r5	UserDefinedHandle
pager	rб		r6	pager
_	r7		r7	\sim

THREADCONTROL [Privileged Systemcall]

dest	r0	$-$ Thread Control \rightarrow	r0	result
space	rl		r1	\sim
scheduler	r2		r2	\sim
pager	r3	bl ThreadControl	r3	\sim
UTCB	r4		r4	\sim
-	r5		r5	\sim
-	rб		r6	\sim
-	r7		r7	\sim

SYSTEMCLOCK [Systemcall]

_	r0	$-$ SystemClock \rightarrow	r0	clock 031
_	r1		r1	clock 3263
_	r2		r2	\sim
_	r3	bl SystemClock	r3	\sim
_	r4		r4	\sim
_	r5		r5	\sim
_	r6		r6	\sim
_	r7		r7	\sim

THREADSWITCH [Systemcall]

dest	r0	$-$ ThreadSwitch \rightarrow	r0	\sim
_	r1		r1	\sim
_	r2		r2	\sim
_	r3	bl ThreadSwitch	r3	\sim
_	r4		r4	\sim
_	r5		r5	\sim
_	r6		r6	\sim
_	r7		r7	\sim

SCHEDULE [Systemcall]

dest	r0	$-$ Schedule \rightarrow	r0	result
TimeControl	rl		r1	TimeControl
ProcessorControl	r2		r2	\sim
priority	r3	bl Schedule	r3	\sim
PreemptionControl	r4		r4	\sim
-	r5		r5	\sim
_	r6		r6	\sim
_	r7		r7	\sim

IPC [Systemcall]

dest	r0	$-$ Ipc \rightarrow	r0	result
FromSpecifier	r1		r1	\sim
Timeouts	r2		r2	\sim
MR_0	r3	bl <i>Ipc</i>	r3	MR_0
MR_1	r4		r4	MR_1
MR_2	r5		r5	MR_2
MR_3	rб		r6	MR_3
MR_4	r7		r7	MR_4
		•		

LIPC [Systemcall]

dest	r0	$-$ Lipc \rightarrow	r0	result
FromSpecifier	rl		r1	\sim
Timeouts	r2		r2	\sim
MR_0	r3	bl <i>Lipc</i>	r3	MR_0
MR_1	r4		r4	MR_1
MR_2	r5		r5	MR_2
MR_3	r6		r6	MR_3
MR_4	r7		r7	MR_4
		'		

Unmap [Systemcall]

control	r0	- Unmap $ ightarrow$	r0	\sim
_	rl		r1	\sim
_	r2		r2	\sim
MR_0	r3	bl Unmap	r3	MR_0
MR_1	r4		r4	MR_1
MR_2	r5		r5	MR_2
MR_3	rб		r6	MR_3
MR_4	r7		r7	MR_4
			•	

SPACECONTROL [Privileged Systemcall]

SpaceSpecifier	r0	- Space Control \rightarrow	r0	result
control	r1		r1	control
KernelInterfacePageArea	r2		r2	\sim
UtcbArea	r3	bl SpaceControl	r3	\sim
Redirector	r4		r4	\sim
-	r5		r5	\sim
-	rб		r6	\sim
-	r7		r7	\sim

PROCESSORCONTROL [Privileged Systemcall]

ProcessorNo	r0	$-$ Processor Control \rightarrow	r0	result
InternalFreq	rl		r1	\sim
ExternalFreq	r2		r2	\sim
voltage	r3	bl ProcessorControl	r3	\sim
_	r4		r4	\sim
-	r5		r5	\sim
_	r6		r6	\sim
_	r7		r7	\sim

MEMORYCONTROL [Privileged Systemcall]

control	r0	$-$ Memory Control \rightarrow	r0	result
$attribute_0$	r1		r1	\sim
$attribute_1$	r2		r2	\sim
$attribute_2$	r3	bl MemoryControl	r3	\sim
$attribute_3$	r4		r4	\sim
_	r5		r5	\sim
_	r6		r6	\sim
_	r7		r7	\sim

I.3 Memory Attributes [ARM]

The ARM architecture supports the following memory/cache attribute values, to be used with the MEMORYCONTROL system-call:

attribute	value
Default	0
Uncached	1
Flush (I + D)	31

The default memory attributes specify cached access. Before disabling the cache for a page, the software must ensure that all memory belonging to the target page is flushed from the cache.

I.4 Space Control [ARM]

The SPACECONTROL system call has an architecture dependent *control* parameter to specify various address space characteristics. For ARM, the *control* parameter has the following semantics.

Input Parameter

PID

control

0 (25) PID (7)

Sets the PID register value that will be loaded for threads in this address space. The effect of this is described in the Fast Context Switch Extension section of the ARM Architecture Reference Manual.

All addresses supplied to and returned from kernel syscalls (e.g. UTCB location) correspond to the MVA.

I.5 Exception Message Format [ARM]

Flags (32)					
Syscall (32)					
LR (32)					
	SP	(32)			MR 10
	r7 ((32)			MR 9
	r6 ((32)			MR ₈
r5 ₍₃₂₎					MR ₇
r4 (32)					MR ₆
r3 (32)					
r2 (32)					MR 4
r1 (32)					MR ₃
r0 ₍₃₂₎					MR_2
	PC (32)				
-5 (12)	0 (4)	0 (4)	$t = 0_{(6)}$	$u = 13_{(6)}$	MR ₀

Syscall emulation exception message

On execution of an ARM SWI instruction, the above message is delivered to the thread's exception handler.

The *Syscall* field contains the encoding of the instruction causing the system call exception. The exception handler can decode the system call number from the lower 24 bits.

I.6 Booting [ARM]

The kernel is provided as an ELF file and must be loaded at the physical load address defined in the ELF header. It must begin execution at the corresponding physically addressed entry point with MMU disabled.

Appendix J

Generic BootInfo

J.1 Generic BootInfo [Data Structure]

The generic BootInfo structure contains boot loader specific data such as loaded modules or files, location of system tables, etc. The data structure can be located anywhere in memory, but must be aligned at a word size.

The BootInfo structure is a pure boot loader specific object. That is, the kernel does not associate any semantics with its contents. A boot loader is free to choose whether to provide a BootInfo structure or not. Starting a system without a generic BootInfo structure is perfectly valid.

First BootInfo Record				
~ Num Entries				
First Entry	Size	Version	Magic	BootInfo
+C / +18	+8 / +10	+4 / +8	+0	

The base address of the bootinfo structure is specified by the Bootinfo field in the kernel interface page (see page 4). Note that the base address as specified by the BootInfo field is a physical address. An application running on virtual memory must determine the location of the BootInfo structure within its own address space by other means.

BootInfo Description

Magic	The magic number $0x14B0021D$. The magic also determines the endianess of the structure (i.e., the value $0x1D02B014$ indicates that the endian is wrong). The word size of the BootInfo structure is defined by the word size specified in the kernel interface page (see page 3).
Version	API version of the BootInfo structure. This document describes version 1. Note that any changes in the BootInfo records themselves do not influence the version in the main BootInfo structure. This enables BootInfo records to be added or modified without introducing major incompatibili- ties with a program that parses the BootInfo structure. Only the added/modified BootInfo record types are influenced by the update.
Size	The size (in bytes) of the complete BootInfo structure, including all BootInfo records and data referenced by these records.
First Entry	Points to the first BootInfo record. <i>First Entry</i> is given as an address relative to the base address of the BootInfo structure itself.
Num Entries	Number of BootInfo records in the BootInfo structure.

Generic BootInfo Record

The exact structure of a BootInfo record is determined by the type of the record. Only the three first words of the record are defined for all BootInfo record types.

Offset Next	Version	Туре
+8 / +10	+4 / +8	+0

Specifies the type of the BootInfo record.

Convenience Programming Interface

#include <l4/bootinfo.h>

struct BOOTREC { Word raw [*] } Bool BootInfo_Valid (void* BootInfo) Checks whether specified BootInfo structure is valid or not (i.e., whether the magic number and the version number are correct). Word BootInfo_Size (void* BootInfo) Delivers the size (in bytes) of the BootInfo structure. It is assumed that BootInfo specifies a valid BootInfo structure. BootRec* BootInfo_FirstEntry (void* BootInfo) Delivers the first BootInfo record of the BootInfo structure. It is assumed that BootInfo specifies a valid BootInfo structure. Word BootInfo_Entries (void* BootInfo) Delivers the number of BootInfo records in the BootInfo structure. It is assumed that BootInfo specifies a valid BootInfo structure. Word Type (BootRec*BootRec) [BootRec_Type] Delivers the type of the BootInfo record.

 BootRec* Next
 (BootRec*BootRec)
 [BootRec_Next]

 Delivers the next BootInfo record. The value returned by the last BootInfo record in the BootInfo structure is undefined.
 [BootRec_Next]

J.2 BootInfo Records [BootInfo]

BootInfo records can be listed in any order. This section lists currently defined BootInfo records. A program encountering an unknown BootInfo record can skip past the record using the ubiquitous *Offset Next* field.

Simple Module	The <i>Simple Module</i> boot loader.	BootInfo record sp	pecifies a binary file loaded into main memory by the		
			Cmdline Off	Size	+10 / +20
	Start	Offset Next	version $= 1$	type = 0x1	
	+C / +18	+8 / +10	+4 / +8	+0	
Start	Physical address of f	first byte in loaded n	nodule.		
Size	Size of loaded modu	le (in bytes).			
Cmdline Off	Address of command line associated with loaded module, or 0 if no command line exists. Address is specified relative to base address of current BootInfo record.				

Simple Executable The *Simple Executable* BootInfo record specifies an executable file which has been loaded into main memory and relocated by the boot loader. The record can only specify simple executables with single code, data, and bss sections.

Cmdline Off	Label	Flags	Initial IP	+30 / +60
Bss.Size	Bss.Vstart	Bss.Pstart	Data.Size	+20 / +40
Data.Vstart	Data.Pstart	Text.Size	Text.Vstart	+10 / +20
Text.Pstart	Offset Next	version $= 1$	type = 0x2	
+C/+18	+8 / +10	+4 / +8	+0	

Pstart	Physical address of first byte in code/data/bss section of the loaded executable.

Vstart Virtual address of first byte in code/data/bss section of the loaded executable.

- Size Size of code/data/bss section (in bytes).
- *Initial IP* Virtual address of entry point for loaded executable.
- *Flags* Flags for the loaded executable (defined by boot loader or application programs). Note that regular applications may not necessarily have write permissions on the *Flags* field.
- *Label* Freely available word (defined by boot loader or application programs). Note that regular applications may not necessarily have write permissions on the *Label* field.
- *Cmdline Off* Address of command line associated with loaded executable, or 0 if no command line exists. Address is specified relative to base address of current BootInfo record.

```
EFI Tables
```

The EFI Tables BootInfo record specifies the location and size of the EFI memory map, and the location of the EFI system table.

	Memdesc Version	Memdesc Size	Memmap Size	Memmap	+10 / +20
	Systab	Offset Next	version $= 1$	type = 0x101	l
	+C / +18	+8 / +10	+4 / +8	+0	
Systab	Physical address of EFI system table, or 0 if EFI system table is not present.				
Memmap	Physical address of EFI memory map. Undefined if <i>Memmap Size</i> $= 0$.				
Memmap Size	Size (in bytes) of the EFI memory map, or 0 if EFI memory map is not present.				
Memdesc Size	Size (in bytes) of descriptor entries in the EFI memory map. Undefined if $Memmap Size = 0$.				

Version of descriptor entries in the EFI memory map. Undefined if Memmap Size = 0. Memdesc Version

Multiboot info The Multiboot info BootInfo record specifies the location of the first byte in the multiboot header.

Multiboot Addr	Offset Next	version $= 1$	type = $0x102$
+C / +18	+8 / +10	+4 / +8	+0

Multiboot Addr Physical address of first byte in multiboot header.

Convenience Programming Interface

#include <l4/bootinfo.h>

Word BootInfo_Module

Word BootInfo_SimpleExec

Word BootInfo_EFITables

Word BootInfo_Multiboot

Word Module_Start (BootRec* b) Word Module_Size (BootRec* b) Delivers the start and size of the specified boot module.

char* Module_Cmdline (BootRec* b) Delivers the command line of the specified boot module, or 0 if command line does not exist.

Word SimpleExec_TextPstart (BootRec* b) Word SimpleExec_TextVstart (BootRec*b) Word SimpleExec_TextSize (BootRec*b) Word SimpleExec_DataPstart (BootRec*b) Word SimpleExec_DataVstart (BootRec*b) Word SimpleExec DataSize (BootRec*b) Word SimpleExec_BssPstart (BootRec*b) Word SimpleExec_BssVstart (BootRec*b)

Word SimpleExec_BssSize (BootRec*b)
Delivers physical start address, virtual start address, and size of the code/data/bss section of the
specified executable.

Word **SimpleExec_InitialIP** (BootRec* b) Delivers virtual address of entry point for the specified executable.

Word SimpleExec_Flags (BootRec* b)

void SimpleExec_Set_Flags (BootRec*b, Word w)
Delivers/sets the flags field for the specified executable.

Word SimpleExec_Label (BootRec*b)

void SimpleExec_Set_Label (BootRec* b, Word w) Delivers/sets the label field for the specified executable.

*char** SimpleExec_Cmdline (BootRec*b) Delivers the command line of the specified executable, or 0 if command line does not exist.

Word **EFI_Systab** (*BootRec** *b*) Delivers the EFI system table, or 0 if system table not present.

Word **EFI_Memmap** (BootRec* b)

Word **EFI_MemmapSize** (BootRec* b)

Word EFI_MemdescSize (BootRec* b)

Word EFI_MemdescVersion (BootRec*b)

Delivers location of the EFI memory map, size of memory map, size of memory map descriptor entries, and version of memory map descriptor entries. If *EFI_MemmapSize ()* delivers 0, the other return values are undefined.

Word **MBI**Address (BootRec* b)

Delivers the physical location of the first byte in the multiboot header.

Appendix K

Development Remarks

These remarks illuminate the design process from version 2 to version 4.

K.1 Exception Handling

The current model decided upon for exception handling in L4 is to associate an exception handler thread with each thread in the system (see page 68). This model was chosen because it allowed us to handle exceptions generically without introducing any new concepts into the API. It also closely resembles the current page fault handling model.

Another model for exception handling is to use callbacks. Using this model an instruction pointer for a callback function and a pointer to an exception state save area is associated with each thread. Upon catching an exception the kernel stores the cause of the exception into the save area and transfers execution to the exception callback function.

It is evident that the callback model can be faster than the IPC model because the callback model may require only one control transfer into the kernel whereas the IPC model will require at least two. Nevertheless, the IPC model was chosen because it introduces no new mechanisms into the kernel, and we are currently not aware of any real life scenario where the extra performance gain you very much. There exists a challenge to prove these claims wrong. See http://l4hq.org/fun/ for the rules of the challenge.
Table of Procs, Types, and Constants

used system	m call page
= (Cache Allocation Hint r) Bool -none-	56
l = (Clock r) Bool	26
l = (MsgTag l r) Bool	20 48
- (ThreadId r) Bool - none-	15
l = (Time l r) Bool	29
+ (Acceptor r) Acceptor -none-	57
+ (Clock Lint r) Clock	26
+ (Clock] Word64 r) Clock $-none$	20
+ (Frage f Word AccessRights) Frage	37
+ (MsgTag t Word label) MsgTag	48
+ (StringItem s CacheAllocationHint h) StringItem	
+ (Time $1 r$) Time $-none$	29
+ (Time I, Ward r) Time $-none$	29
+ = (Accentor r) Accentor	57
+ - (Fears f Word Access Bights) Enge $-none$	37
$+ - (h_{sq}T_{aq} + W_{sq}T_{aq}) h_{sq}T_{aq} - none_{-}$	48
+ - (StringItem & dest StringItem AdditionalSubstring) StringItem &	55
+ - (StringItem& dest, void* AdditionalSubstringAddress) StringItem & -none-	55
+ - (StringItem s, Cache AllocationHint h) StringItem -none-	56
+ - (Dime tr) Time none	20
+ = (Time I, V) Time = -nonenonenonenonenonenonenone	29
$= (\Delta ccentor r) \Delta ccentor $	57
- (Clock l int r) Clock -none - none - non	26
(Clock WorldAr) Clock none	20
- (Enage f Word Access Rights) Enage	20
- (Trage I, Will Accessinglis) Trage	20
- (Time L Word r) Time	29
$= - (\Delta ccentor r) \Delta ccentor $	57
- (Epage f Word AccessPights) Epage	37
- (Time 1, Time	29
= (Time I, V) Time	29
< (Tinck I, Wood) Tinck	2)
< (Clock I, I) Bool $-none$	20
< (Time I, I) Bool <- (Clock 1 I) Bool =none	2)
(Time I, r) Bool	20
= (Cache Allocation Hint r) Bool = -none-	56
= (Clock r) Bool = -none -	26
(MsgTag r) Bool	20 48
= (Msg1ag 1, 1) Bool = -none	-10
(Time L r) Bool $-none$	29
Clock I, P. Bool	2)
> (Time 1, r) Bool	20
> - (Clock r) Bool -none-	2)
> - (Time I r) Bool none	20
AbortIne and ston (ThreadId t) ThreadState	FREGISTERS 21
AbortIne and stop (ThreadId t Word& sp in flags) ThreadState EVCUANC	ERECISTERS 21
Abort Receive and ston (ThreadId t) ThreadState EXCHANCE	FREGISTERS 21
Abort Receive and stop (ThreadId t) ThreadState EXCHANCE	FREGISTERS 21
AbortSend_and_stop (ThreadId t) ThreadState EXCHANG	EREGISTERS 21

AbortSend_and_stop (ThreadId t, Word& sp, ip, flags) ThreadState	ExchangeRegisters	21
Accepted () Acceptor	-none-	58
Acceptor data type	-n/a-	57
Accept (Acceptor a) void	-none-	58
Accept (Acceptor a, MsgBuffer& b) void	-none-	58
ACPIMemoryType Word const	-n/a-	115
ActualSender () Threadid	-none-	17
ActualSender () ThreadId	-none-	65
Address (Fpage 1) Word	-none-	3/
AllocateNewCacheLines CacheAllocationHint const	-n/a-	1/1
AllocateNew CacheLines CacheAllocationHint const	-n/a	97
AllocateOnlyNewL1CacheLines CacheAllocationHint const	-n/a	07
anylocalthread ThreadId const	-n/a	15
anythread ThreadId const	-n/a	15
AniFlags () Word	_none_	8
AniVersion () Word	_none_	8
Append (MsgBuffer& b. StringItem * s) void	-none-	58
Append (MsgBuffer& b, StringItem s) void	-none-	58
Append (Msg& msg, GrantItem g) void	-none-	49
Append (Msg& msg, MapItem m) void	-none-	49
Append (Msg& msg, StringItem& s) void	-none-	49
Append (Msg& msg, StringItem s) void	-none-	49
Append (Msg& msg, Word w) void	-none-	49
ArchitectureSpecificMemoryType Word const	-n/a-	9
AssociateInterrupt (ThreadId InterruptThread, InterruptHandler) Word	-none-	24
BootInfo_EFITables Word const	-n/a-	199
BootInfo_Entries (void* BootInfo) Word	-none-	197
BootInfo_FirstEntry (void* BootInfo) BootRec*	-none-	197
BootInfo_Module Word const	-n/a-	199
BootInfo_Multiboot Word const	- <i>n/a</i> -	199
BootInfo_SimpleExec Word const	-n/a-	199
BootInfo_Size (void* BootInfo) Word	-none-	197
BootInfo_Valid (void* BootInfo) Bool	-none-	197
BootInto (void* KernelInterface) Word	-none-	9
BootLoaderSpecificitiemory type word const	-n/a-	107
BoolKee data type Cashe Allocation Hint (StringItam a) Cashe Allocation Hint	- <i>n/a</i> -	197
Cache Allocation Hint (Stringhein S) Cache Allocation Hint	-none-	50
CacheNonTemporal All evels Cache AllocationHint const	-n/a	113
CacheNonTemporal 1 CacheAllocationHint const	-n/a	113
CacheNonTemporalL2 CacheAllocationHint const	-n/a	113
Caching Enabled Memory Word const	-n/a	124
CachingInhibitedMemory Word const	_n/a_	124
Call (ThreadId to) MsgTag	IPC	63
Call (ThreadId to, Time SndTimeout, RcvTimeout) MsgTag	IPC	64
Clear (MsgBuffer& b) void	-none-	58
Clear (Msg& msg) void	-none-	49
Clock data type	- <i>n/a</i> -	26
Clr_CopFlag (Word n) void	-none-	17
Clr_CopFlag (Word n) void	-none-	69
CompleteAddressSpace Fpage const	-n/a-	37
CompundString (StringItem& s) Bool	-none-	55
ConventionalMemoryType Word const	-n/a-	9
DeassociateInterrupt (ThreadId InterruptThread) Word	-none-	24
DedicatedMemoryType Word const	-n/a-	9
DefaultMemory Word const	-n/a-	114
DefaultMemory Word const	-n/a-	124
Defaultiviemory Word const	-n/a-	172
Defaultiviemory Word const	-n/a-	73
Detaultivemory Word const Disable Presention Foult Execution () Deal	-n/a-	98
Disable reemption () Bool	-none-	54 24
	-none-	34

used system call	page
------------------	------

DoNotAllocateNewCacheLines CacheAllocationHint const	- <i>n/a</i> -	171
DoNotAllocateNewCacheLines CacheAllocationHint const	-n/a-	97
EFI_MemdescSize (BootRec* b) Word	-none-	200
EFI_MemdescVersion (BootRec* b) Word	-none-	200
EFI_MemmapSize (BootRec* b) Word	-none-	200
FFI Systeb (BootRec* b) Word	-none-	200
EnablePreemptionFaultExcention () Bool	-none-	200
EnablePreemption () Bool	-none-	34
ErrInvalidParam Word const	- <i>n/a</i> -	33
ErrInvalidParam Word const	- <i>n/a</i> -	73
ErrInvalidScheduler Word const	- <i>n/a</i> -	24
ErrInvalidSpace Word const	- <i>n/a</i> -	24
ErrInvalidSpace Word const	-n/a-	43
ErrInvalidThread Word const	-n/a-	21
ErrInvalid Thread Word const	-n/a-	24
Errinvalid I nread Word const		33
ErrNoMem Word const	-n/a	43
ErrNoPrivilege Word const	$-n/a_{-}$	24
ErrNoPrivilege Word const	_n/a_	33
ErrNoPrivilege Word const	- <i>n/a</i> -	43
ErrNoPrivilege Word const	- <i>n/a</i> -	71
ErrNoPrivilege Word const	- <i>n/a</i> -	73
ErrorCode () Word	-none-	17
ErrorCode () Word	-none-	21
ErrorCode () Word	-none-	24
ErrorCode () Word	-none-	33
ErrorCode () Word	-none-	43
ErrorCode () Word	-none-	04 71
ErrorCode () Word	-none_ _none_	73
ErrUtchArea Word const	$-n/a_{-}$	24
ErrUtcbArea Word const	_n/a_	43
ExceptionHandler () ThreadId	-none-	17
ExceptionHandler () ThreadId	-none-	68
ExchangeRegisters (ThreadId dest, Word control, sp, ip, flags, UserDe-	EXCHANGEREGISTERS	20
finedHandle, ThreadId pager, Word& old_control, old_sp, old_ip, old_flags,		
old_UserDefinedHandle, ThreadId& old_pager) ThreadId	,	
eXecutable Word const	-n/a-	37
External Freq (ProcDesc& p) word	-none-	10
Feature (Volu* Kemennienace, word num) char*	-none- Unmar	2 /(
Flush (Fpage 1) Fpage n [n] fpages) void	UNMAP	40
FpageLog2 (Word BaseAddress, int Log2FpageSize < 64) Fpage	-none-	37
Fpage (Word BaseAddress, int FpageSize > 1 K) Fpage	-none-	37
Fpage data type	- <i>n/a</i> -	36
FullyAccessible Word const	- <i>n/a</i> -	37
GetStatus (Fpage f) Fpage	-none-	40
Get (Msg& msg, Word& ut, {MapItem, GrantItem, StringItem}& Items) void	-none-	49
Get (Msg& msg, Word t, GrantItem& g) Word	-none-	50
Get (Msg& msg, Word t, MapItem& m) Word	-none-	50
Get (Msg& msg, Word t, StringItem& s) Word	-none-	50
Get (Misg& misg, Word u) Word Cot (Misg& misg, Word u, Word& w) void	-none-	50
Cloballd (ThreadId t) ThreadId	-none- ExchangeRegisters	15
GlobalId (ThreadId t) ThreadId	EXCHANGEREGISTERS	20
GlobalId (Word threadno, version) ThreadId	-none-	15
GlobalMemory Word const	-n/a-	124
GrantItem (Fpage f, Word SndBase) GrantItem	-none-	53
GrantItem (GrantItem g) Bool	-none-	53
GrantItem data type	-n/a-	53
GuardedMemory Word const	-n/a-	124

used system call page

High (MemoryDesc& m) Word	-none-	9
IntendedReceiver () ThreadId	-none-	17
IntendedReceiver () ThreadId	-none-	64
InternalFreq (ProcDesc& p) Word	-none-	10
IoFpageLog2 (Word BaseAddress, int Log2FpageSize < 64) Fpage	-none-	1/0
IOF page Log (Word Base Address, Int Log2 Fpage Size < 64) Fpage	-none-	93 170
JoFpage (Word Base Address, int Fpage Size) Fpage	-none-	95
IncFailed (Msg Tag t) Bool	-none-	64
IpcPropagated (Msg Tag t) Bool	-none-	64
IpcRedirected (Msg Tag t) Bool	-none-	64
IpcSucceeded (Msg Tag t) Bool	-none-	64
IpcXcpu (Msg Tag t) Bool	-none-	64
Ipc (ThreadId to, FromSpecifier, Word Timeouts, ThreadId& from) MsgTag	IPC	63
IsGloballd (ThreadId t) Bool	-none-	15
IsLocalid (Inreadid t) Bool	-none-	15
Isinif page (rpage 1) D001 Isinif broad (ThreadId t) Bool	-none-	37 15
IsVirtual (MemoryDesc& m) Bool	-none- -none-	9
KernelGenDate (void* KernelInterface, Word& year, month, day) void	-none-	8
KernelId () Word	-none-	8
KernelInterface () void*	KernelInterface	8
KernelInterface (Word& ApiVersion, ApiFlags, KernelId) void *	KernelInterface	8
KernelSupplier (void* KernelInterface) Word	-none-	8
KernelVersionString (void* KernelInterface) char*	-none-	9
KernelVersion (void* KernelInterface) Word	-none-	8
KipAreaSizeLog2 (void* KernelInterface) Word	-none-	40
Label (Msg& msg) word Label (Msg Tag t) Word	-none-	49
Label (Msg Tag t) wold	-none- -n/a-	96
Lcall (ThreadId to) MsgTag	LIPC	64
Lipc (ThreadId to, FromSpecifier, Word Timeouts, ThreadId& from) MsgTag	LIPC	63
LoadBRs (int <i>i</i> , <i>k</i> , Word& [<i>k</i>]) void	-none-	11
LoadBRs (int i, k, Word& [k]) void	-none-	58
LoadBR (int i , Word w) void	-none-	11
LoadBR (int <i>i</i> , Word <i>w</i>) void	-none-	58
LoadMRs (int <i>i</i> , <i>k</i> , Word& $[k] w$) void	-none-	11
LoadNIKS (int i, k , Word& $[k] w$) void LoadND (int i , Word w) void	-none-	50
LoadMR (int i, word w) void LoadMR (int i, Word w) void	-none-	50
Load (Msg& msg) void	-none-	49
LocalId (ThreadId t) ThreadId	EXCHANGEREGISTERS	15
LocalId (ThreadId t) ThreadId	EXCHANGEREGISTERS	20
LocalMemory Word const	- <i>n/a</i> -	124
Low (MemoryDesc& m) Word	-none-	9
LreplyWait (ThreadId to, ThreadId& from) MsgTag	Lipc	64
MapGrantItems (Acceptor a) Bool	-none-	58
MapGrantItems (Fpage RcvWindow) Acceptor	-none-	57
Mapitem (Fpage I, word SndBase) Mapitem	-none-	51
Mapitem (Mapitem III) BOOI Mapitem data type	-none -n/a	51
MBI Address (BootRec* b) Word	-none-	200
MemoryControl (Word control, Word& attributes[4]) Word	MEMORYCONTROL	73
MemoryDesc (void* KernelInterface, Word num) MemoryDesc*	-none-	9
MemoryDesc data type	-n/a-	8
Module_Cmdline (BootRec* b) char*	-none-	199
Module_Size (BootRec* b) Word	-none-	199
Module_Start (BootRec* b) Word	-none-	199
wisgounter data type MsgTog () MsgTog	-n/a-	58 ⊿0
$\frac{1}{1000} \frac{1}{1000} \frac{1}{1000} \frac{1}{1000} \frac{1}{1000} \frac{1}{10000} \frac{1}{10000000000000000000000000000000000$	-none_ _none_	4ð 70
Msg Tag (Misg Chisg Misg Tag Msg Tag data type	-none- -n/a-	49
Msg data type	-n/a-	49
5 71		.,

page

MyGlobalId () ThreadId	-none-	15
MyGlobalId () ThreadId	-none-	17
MyLocalId () ThreadId	-none-	15
MyLocalId () ThreadId	-none-	17
Myself () ThreadId	-none-	15
Myself () ThreadId	-none-	17
NaTPageMemory Word const	-n/a-	114
Never Time const	-n/a-	28
Next (BootRec* BootRec) BootRec*	-none-	197
Nilpage Fpage const	-n/a-	37
Niltag MsgTag const	-n/a-	48
nilthread ThreadId const	-n/a-	15
NoAccess Word const	-n/a-	37
NumMemoryDescriptors (void* KernelInterface) Word	-none-	8
NumProcessors (void* KernelInterface) Word	-none-	8
PageRights (void* KernelInterface) Word	-none-	8
Pager () ThreadId	-none-	17
Pager (ThreadId t) ThreadId	ExchangeRegisters	20
PageSizeMask (void* KernelInterface) Word	-none-	8
PAL_Call (Word idx, a1, a2, a3, Word& r1, r2, r3) Word	PAL_CALL	106
PCIConfigFpageLog2 (Word BaseAddress, int Log2FpageSize < 64) Fpage	-none-	112
PCIConfigFpage (Word BaseAddress, int FpageSize \geq 256) Fpage	-none-	112
PreemptionPending () Bool	-none-	34
ProcDesc (void* KernelInterface, Word num) ProcDesc*	-none-	9
ProcDesc data type	-n/a-	8
ProcessorControl (Word ProcessorNo, control, InternalFrequency, ExternalFre-	-none-	71
quency, voltage) Word		
ProcessorNo () int	-none-	17
Put (Msg& msg, Word l, int u, Word& [u] ut, int t, {MapItem, GrantItem, StringItem	-none-	49
}& Items) void		
Put (Msg& msg, Word t, GrantItem g) void	-none-	50
Put (Msg& msg, Word t, MapItem m) void	-none-	49
Put (Msg& msg, Word t, StringItem& s) void	-none-	50
Put (Msg& msg, Word t, StringItem s) void	-none-	50
Put (Msg& msg, Word u, Word w) void	-none-	49
RcvWindow (Acceptor a) Fpage	-none-	58
Readable Word const	-n/a-	36
ReadeXecOnly Word const	-n/a-	37
ReadPrecision (void* KernelInterface) Word	-none-	9
Receive (ThreadId from) MsgTag	IPC	64
Receive (ThreadId from, Time RcvTimeout) MsgTag	IPC	64
ReplyWait (ThreadId to, ThreadId& from) MsgTag	IPC	64
ReplyWait (ThreadId to, Time RcvTimeout, ThreadId& from) MsgTag	IPC	64
Reply (ThreadId to) MsgTag	IPC	64
ReservedMemoryType Word const	-n/a-	9
Rights (Fpage f) Word	-none-	37
SAL_Call (Word idx, a1, a2, a3, a4, a5, a6, Word& r1, r2, r3) Word	SAL_CALL	106
SAL_PCI_ConfigRead (Word address, size, Word& value) Word	SAL_CALL	106
SAL_PCI_ConfigWrite (Word address, size, value) Word	SAL_CALL	106
SameThreads (ThreadId l, r) Bool	EXCHANGEREGISTERS	15
SchedulePrecision (void* KernelInterface) Word	-none-	9
Schedule (ThreadId dest, Word TimeControl, ProcessorControl, prio, Preemption-	SCHEDULE	33
Control, Word& old_TimeControl) Word		
Send (ThreadId to) MsgTag	IPC	64
Send (ThreadId to, Time SndTimeout) MsgTag	IPC	64
Set_CopFlag (Word n) void	-none-	17
Set_CopFlag (Word n) void	-none-	69
Set_ExceptionHandler (ThreadId new) void	-none-	68
Set_ExceptionHandler (ThreadId NewHandler) void	-none-	17
Set_Label (Msg& msg, Word label) void	-none-	49
Set_MsgTag (MsgTag t) void	-none-	48
Set_MsgTag (Msg& msg, MsgTag t) void	-none-	49
Set_PageAttribute (Fpage f, Word attribute) Word	MemoryControl	73

used system call page

Sat Dagan (Thursdid NamDagan) usid		17
Set Pager (ThreadId INewPager) void	-none- EvchangeRegisters	20
Set Pages Attributes (Word <i>n</i> , Fpage& [n] fpages. Word& [4] attributes) Word	MEMORYCONTROL	73
Set_PreemptionDelay (ThreadId dest, Word sensitivePrio, Word maxDelay) Word	-none-	33
Set_Priority (ThreadId dest, Word prio) Word	-none-	33
Set_ProcessorNo (ThreadId dest, Word ProcessorNo) Word	-none-	33
Set_Propagation (Msg& Tag t) void	-none-	65
Set_Rights (Fpage& f, Word AccessRights) void	-none-	37
Set_Timeslice (ThreadId dest, Time ts, Time tq) Word	-none-	33
Set_UserDefinedHandle (ThreadId t, Word handle) void	ExchangeRegisters	20
Set_UserDefinedHandle (Word NewValue) void	-none-	17
Set_VirtualSender (ThreadId t) void	-none-	17
Set_VirtualSender (Infeadia I) Void	-none-	05
Shared Memory Type Word const	-none-	1/
SimpleEvec BssPstart (BootRec* h) Word	-n/u- _none_	100
SimpleExec_Dssf start (DootRec* b) Word	-none-	200
SimpleExec_BssVstart (BootRec* b) Word	-none-	199
SimpleExec_Cmdline (BootRec* b) char*	-none-	200
SimpleExec_DataPstart (BootRec* b) Word	-none-	199
SimpleExec_DataSize (BootRec* b) Word	-none-	199
SimpleExec_DataVstart (BootRec* b) Word	-none-	199
SimpleExec_Flags (BootRec* b) Word	-none-	200
SimpleExec_InitialIP (BootRec* b) Word	-none-	200
SimpleExec_Label (BootRec* b) Word	-none-	200
SimpleExec_Set_Flags (BootRec* b, Word w) void	-none-	200
SimpleExec_Set_Label (BootRec* b, Word w) void	-none-	200
SimpleExec_TextFstart (BootRec* D) Word	-none-	199
SimpleExec_lextSize (BootRec* b) Word	-none-	199
SizeLog2 (Enage f) Word	-none-	37
Size (Enage f) Word	-none_	37
Sleen (Time t) void	IPC	64
SmallSpace (Word location, size) Word	-none-	96
SndBase (GrantItem g) Word	-none-	53
SndBase (MapItem m) Word	-none-	52
SndFpage (GrantItem g) Fpage	-none-	53
SndFpage (MapItem m) Fpage	-none-	52
SpaceControl (ThreadId SpaceSpecifier, Word control, Fpage KernelInter-	SPACECONTROL	43
facePageArea, UtcbArea, ThreadId Redirector, Word& old_Control) Word		
SpeculativeMemory Word const	<i>_n/a_</i>	124
Start (Threadid t) void	EXCHANGEREGISTERS	21
Start (Inreadid I, word sp, ip) void	EXCHANGEREGISTERS	21
Start (ThreadId t, Word Sp, IP, hags) void Ston (ThreadId t) ThreadState	EXCHANGEREGISTERS EXCHANGEREGISTERS	21
Stop (ThreadId t) ThreadState Stop (ThreadId t) Word& sp. in flags) ThreadState	EXCHANGEREGISTERS	21
StoreBRs (int <i>i k</i> Word& [<i>k</i>]) void		11
StoreBRs (int i, k, Word& [k]) void	-none-	58
StoreBR (int <i>i</i> , Word& <i>w</i>) void	-none-	11
StoreBR (int <i>i</i> , Word& <i>w</i>) void	-none-	58
StoreMRs (int i, k , Word& $[k] w$) void	-none-	11
StoreMRs (int i, k , Word& $[k] w$) void	-none-	50
StoreMR (int <i>i</i> , Word& <i>w</i>) void	-none-	11
StoreMR (int <i>i</i> , Word& <i>w</i>) void	-none-	50
Store (MsgTag t, Msg& msg) void	-none-	49
StringItemsAcceptor Acceptor const	-n/a-	57
StringItems (Acceptor a) Bool	-none-	58
StringItem (int size, void* address) StringItem	-none-	55
Stringitem (Stringitem& s) Bool	-none-	55
Substrings (StringItom & c) Word	-n/a	55 55
Substring (StringItem& S) Word p) void*	-none-	55 55
SystemClock () Clock	SVSTEMCLOCK	55 77
Systemetour () Clock	SISTEMULUUK	21

ThreadControl (ThreadId dest, SpaceSpecifier, Scheduler, Pager, void* UtcbLoca-	THREADCONTROL	24
tion) Word		
ThreadIdBits (void* KernelInterface) Word	-none-	8
ThreadIdSystemBase (void* KernelInterface) Word	-none-	8
ThreadIdUserBase (void* KernelInterface) Word	-none-	9
ThreadId data type	-n/a-	15
ThreadNo (ThreadId t) Word	-none-	15
ThreadState data type	-n/a-	21
ThreadSwitch (ThreadId dest) void	THREADSWITCH	30
ThreadWasHalted (ThreadState s) Bool	-none-	21
ThreadWasIpcing (ThreadState s) Bool	-none-	21
ThreadWasReceiving (ThreadState s) Bool	-none-	21
Thread WasSending (ThreadState s) Bool	-none-	21
Timeouts (Time SndTimeout, RcvTimeout) Word	-none-	65
TimePeriod (Word64 microseconds) Time	-none-	28
TimePoint (Clock at) Time	-none-	29
Timeslice (ThreadId dest, Time & ts, Time & tq) Word	-none-	33
Time data type	-n/a-	28
Typed Words (Msg Tag t) Word	-none-	48
Type (BootRec* BootRec) Word	-none-	197
Type (MemoryDesc& m) Word	-none-	114
UncacheableExportedMemory Word const	-n/a-	114
UncacheableMemory Word const	-n/a-	114
UncacheableMemory Word const	-n/a-	1/2
UncacheableMemory Word const	-n/a-	98
Undefined Memory Lype word const	-n/a-	20
Unmap (Fpage 1) Fpage	UNMAP	39
Unmap (Word n, Fpage& [n] fpages) void	UNMAP	39
Unmap (word control) void	UNMAP	59
Untyped Words Acceptor Acceptor const	-n/a-	5/
Untyped words (Msg lag t) word	-none-	48
UseDefaultCacheLineAllocation CacheAllocationHint const	-n/a-	113
UseDefaultCacheLineAllocation CacheAllocationHint const	-n/a-	1/1
UseDefaultCacheLineAllocation CacheAllocationFind const	-n/a-	33
	-n/a-	97
UserDefineunanule () word	-none-	20
User Demeurianule (Inteaulu t) word Uteb Alignmont I og? (void* KernelInterface) Word	EACHANGEREGISTERS	20
Utob A rea Size I ag2 (void * KernelInterface) Word	-none-	2
UtchSize (void* KernelInterface) Word	-none-	9
Version (ThreadId t) Word	-none-	15
Weit (Threadld & from) MagTag	-none-	1J 64
Wait (Time RevTimeout, ThreadId& from) MsgTag		64
Wase Vacuted (Enage f) Bool	none	40
WasReferenced (Enage f) Bool	-none-	40
WasWritten (Enage f) Bool	_none_	40
Writeble Word const	-none-	36
WriteBackMemory Word const	$-n/a_{-}$	114
WriteBackMemory Word const	-n/u-	124
WriteBackMemory Word const	$-n/a_{-}$	172
WriteBackMemory Word const	_n/a_	98
WriteCoalescingMemory Word const	$-n/a_{-}$	114
WriteCombiningMemory Word const	_n/a_	172
WriteCombiningMemory Word const	_n/a_	98
WriteProtectedMemory Word const	_n/a_	172
WriteProtectedMemory Word const	_n/a_	98
WriteThroughMemory Word const	_n/a_	124
WriteThroughMemory Word const	-n/a-	172
WriteThroughMemory Word const	-n/a-	98
XferTimeouts () Word	-none-	17
Yield () void	THREADSWITCH	30
ZeroTime Time const	-n/a-	28

page

Index

!=, 15, 26, 29 +, 26, 29, 37, 48, 56, 57 +=, 29, 37, 48, 55–57 -, 26, 29, 37, 57 - (ignored), ix -=, 29, 37, 57 <, 26, 29 <=. 26. 29 \equiv (unchanged), ix ==, 15, 26, 29, 48, 56 >, 26, 29>=, 26, 29 \sim (undefined), ix σ_0 , see sigma0 AbortIpc_and_stop, 21 AbortReceive_and_stop, 21 AbortSend_and_stop, 21 Accept, 58 Accepted, 58 acceptor, 57 ACPIMemoryType, 115 ActualSender, 17, 65 Address, 37 address space creation/deletion, 41 initial, 81 AllocateNewCacheLines, 97, 171 AllocateOnlyNewL1CacheLines, 97, 171 anylocalthread, 15 anythread, 15 ApiFlags, 8 ApiVersion, 8 Append, 49, 58 ArchitectureSpecificMemoryType, 9 AssociateInterrupt, 24 BootInfo, 9 BootInfo_EFITables, 199 BootInfo_Entries, 197 BootInfo_FirstEntry, 197 BootInfo_Module, 199 BootInfo_Multiboot, 199 BootInfo_SimpleExec, 199 BootInfo_Size, 197 BootInfo_Valid, 197 booting, 84-86 alpha, 148 amd64, 175 arm, 194 ia32, 101 mips64, 160 powerpc, 128 ppc64, 140 BootLoaderSpecificMemoryType, 9

BR, see buffer registers buffer registers, 57 alpha, 143 amd64, 163-164 arm, 187 ia32, 89–90 ia64, 105 mips64, 151 powerpc, 119 ppc64, 131 sparc64, 179 cacheability, 54, 97, 98, 113, 114, 124, 137, 157, 171, 172, 191 CacheAllocationHint, 56 CacheNonTemporalAllLevels, 113 CacheNonTemporalL1, 113 CacheNonTemporalL2, 113 CachingEnabledMemory, 124 CachingInhibitedMemory, 124 Call, 63, 64 Clear, 49, 58 clock, 26 reading, 27 Clr_CopFlag, 17, 69 CompleteAddressSpace, 37 CompundString, 55 convenience programming interface, viii ConventionalMemoryType, 9 coprocessors, 69 DeassociateInterrupt, 24 debug registers, 100, 174 DedicatedMemoryType, 9 DefaultMemory, 73, 98, 114, 124, 172 DisablePreemption, 34 DisablePreemptionFaultException, 34 DoNotAllocateNewCacheLines, 97, 171 EFI_MemdescSize, 200 EFI_MemdescVersion, 200 EFI_Memmap, 200 EFI_MemmapSize, 200 EFI_Systab, 200 EnablePreemption, 34 EnablePreemptionFaultException, 34 endian, 3 ErrInvalidParam, 33, 73 ErrInvalidScheduler, 24 ErrInvalidSpace, 24, 43 ErrInvalidThread, 21, 24, 33 ErrKipArea, 43 ErrNoMem, 24 ErrNoPrivilege, 24, 33, 43, 71, 73 ErrorCode, 17, 21, 24, 33, 43, 64, 71, 73 ErrUtcbArea, 24, 43

exception handling, 68 message amd64, 173 arm, 193 ia32, 99 ia64, 116 mips64, 158 powerpc, 125 ppc64, 138 protocol, 80 ExceptionHandler, 17, 68 ExchangeRegisters, 20 eXecutable, 37 ExternalFreq, 10 Feature, 9 Flush, 40 Fpage, 37 fpage, 36-37 mapping, 59 receiving, 57 unmapping, 36, 38-40 FpageLog2, 37 FullyAccessible, 37 generic binary interface, viii generic bootinfo, 195–200 data structure, 195-196 generic record, 196-197 generic programming interface, viii Get, 49, 50 GetStatus, 40 global thread ID, 14 GlobalId, 15, 20 GlobalMemory, 124 GrantItem, 53 GuardedMemory, 124 High, 9 include files, x IntendedReceiver, 17, 64 InternalFreq, 10 interrupt association, 22 thread ID, 14 IO fpage, 95, 170 IoFpage, 95, 170 IoFpageLog2, 95, 170 IPC, 59-65 aborting, 18 cross cpu, 62 propagation, 60 *Ipc*, 63 IpcFailed, 64 IpcPropagated, 64 IpcRedirected, 64 IpcSucceeded, 64 ÎpcXcpu, 64 IsGlobalId, 15 IsLocalId, 15

kernel features, 5

IsNilFpage, 37

IsNilThread, 15

IsVirtual, 9

ia32, 94 kernel interface page location, 41 kernel interface page, 2-10 data structure, 2-6 retrieving, 7-10 KernelGenDate, 8 KernelId, 8 KernelInterface, 8 KernelSupplier, 8 KernelVersion, 8 KernelVersionString, 9 KipAreaSizeLog2, 9 Label, 48, 49 LargeSpace, 96 Lcall, 64 *Lipc*, 63 lipc, 59 Load, 49 LoadBR, 11, 58 LoadBRs, 11, 58 LoadMR, 11, 50 LoadMRs, 11, 50 local ipc, 59 local thread ID, 14 LocalId, 15, 20 LocalMemory, 124 logical interface, viii Low, 9 LreplyWait, 64 MapGrantItems, 57, 58 MapItem, 51, 52 MBI_Address, 200 memory descriptor, 5-6, 85-86 ia64, 115 MemoryControl, 73 MemoryDesc, 9 message registers, 46-47 alpha, 142-143 amd64, 162-163 arm, 186-187 ia32, 89 ia64, 104-105 mips64, 150-151 powerpc, 118-119 ppc64, 130–131 sparc64, 178–179 messages generating, 46-50 model specific registers, 100, 174 Module_Cmdline, 199 Module_Size, 199 Module_Start, 199 MR, see message registers MsgTag, 48, 49 MvGlobalId, 15, 17 MyLocalId, 15, 17 Myself, 15, 17 NaTPageMemory, 114 Never, 28 Next, 197 Nilpage, 37 Niltag, 48 nilthread, 15

INDEX

NoAccess, 37 NumMemoryDescriptors, 8 NumProcessors, 8 page access rights, 3, 36, 51, 53, 78, 82 changing, 38, 51, 53 inspecting, 39 attributes, 82 amd64, 172 arm, 191 ia32, 98 ia64, 114 mips64, 157 powerpc, 124 ppc64, 137 size, 3 pagefault protocol, 78 Pager, 17, 20 pager, 78 changing, 17, 20, 23 PageRights, 8 PageSizeMask, 8 PAL procedure calls, 106 PAL_Call, 106 PCI Config fpage, 112 PCI Configuration Space ia64, 106, 112 PCIConfigFpage, 112 PCIConfigFpageLog2, 112 preemption, 31, 34 protocol, 79 PreemptionPending, 34 privileged threads, ix ProcDesc, 9 processor-specific binary interface, viii ProcessorControl, 71 ProcessorNo, 16 ProcessorNo, 17 propagation, 60 Put, 49, 50 RcvWindow, 58 RDMSR, 100, 174 Readable, 36 ReadeXecOnly, 37 ReadPrecision, 9 Receive, 64 redirection, 42, 60 Reply, 64 ReplyWait, 64 ReservedMemoryType, 9 Rights, 37 SAL procedure calls, 106 SAL_Call, 106 SAL_PCI_ConfigRead, 106 SAL_PCI_ConfigWrite, 106 SameThreads, 15 Schedule, 33 SchedulePrecision, 9 segments, 100, 174 Send, 64 send base, 51 sensitive prio, 31 Set_CopFlag, 17, 69

Set_ExceptionHandler, 17, 68 Set_Label, 49 Set_MsgTag, 48, 49 Set_PageAttribute, 73 Set_Pager, 17, 20 Set_PagesAttributes, 73 Set_PreemptionDelay, 33 Set_Priority, 33 Set_ProcessorNo, 33 Set_Propagation, 65 Set_Rights, 37 Set_Timeslice, 33 Set_UserDefinedHandle, 17, 20 Set_VirtualSender, 17, 65 Set_XferTimeouts, 17 SharedMemoryType, 9 sigma0, 81 protocol, 81-83 SimpleExec_BssPstart, 199 SimpleExec_BssSize, 200 SimpleExec_BssVstart, 199 SimpleExec_Cmdline, 200 SimpleExec_DataPstart, 199 SimpleExec_DataSize, 199 SimpleExec_DataVstart, 199 SimpleExec_Flags, 200 SimpleExec_InitialIP, 200 SimpleExec_Label, 200 SimpleExec_Set_Flags, 200 SimpleExec_Set_Label, 200 SimpleExec_TextPstart, 199 SimpleExec_TextSize, 199 SimpleExec_TextVstart, 199 Size, 37 SizeLog2, 37 Sleep, 64 small spaces, 96 SmallSpace, 96 SndBase, 52, 53 SndFpage, 52, 53 SpaceControl, 43 SpeculativeMemory, 124 Start, 21 Stop, 21 Store, 49 StoreBR, 11, 58 StoreBRs, 11, 58 StoreMR, 11, 50 StoreMRs, 11, 50 StringItem, 55 StringItems, 58 StringItemsAcceptor, 57 strings, 54-56 receiving, 57 Substring, 55 Substrings, 55 system thread, 14 system thread, 64 system-call links, 5 alpha, 144-147 amd64, 165 arm, 188 ia32, 91 ia64, 107 mips64, 152-156 powerpc, 120-123

ppc64, 132 sparc64, 180 SystemBase, 4 SystemClock, 27 TCR, see thread control registers thread creation, 22 halting, 18 ID, 14 id, 15, see thread ID migration, 32 priority, 31 privileged, ix startup protocol, 76 state, 21, 32 version, 14, 22 thread control registers, 16-17 alpha, 142 amd64, 162 arm, 186 ia32, 88 ia64, 104 mips64, 150 powerpc, 118 ppc64, 130 sparc64, 178 thread ID, 14-15 retrieving, 17, 20 ThreadControl, 24 ThreadIdBits, 8 ThreadIdSystemBase, 8 ThreadIdUserBase, 9 ThreadNo, 15 ThreadSwitch, 30 ThreadWasHalted, 21 ThreadWasIpcing, 21 ThreadWasReceiving, 21 ThreadWasSending, 21 time, 28-29 time quantum, 31 Timeouts, 65 TimePeriod, 28 TimePoint, 29 Timeslice, 33 timeslice, 31 donation, 30 Type, 9, 197 TypedWords, 48 UncacheableExportedMemory, 114 UncacheableMemory, 98, 114, 172 UndefinedMemoryType, 9 Unmap, 39 UntypedWords, 48 UntypedWordsAcceptor, 57 upward compatibility, ix UseDefaultCacheLineAllocation, 55, 97, 113, 171 UserBase, 4 UserDefinedHandle, 16, 19 UserDefinedHandle, 17, 20 using the API, x UTCB location, 41 size, 4, 23, 41 UtcbAlignmentLog2, 9 UtcbAreaSizeLog2, 9

UtcbSize, 9 Version. 15 virtual registers, 11 Wait, 64 WaseXecuted, 40 WasReferenced, 40 WasWritten, 40 Word, ix Word16, ix Word32, ix Word64, ix Writable, 36 WriteBackMemory, 98, 114, 124, 172 WriteCoalescingMemory, 114 WriteCombiningMemory, 98, 172 WriteProtectedMemory, 98, 172 WriteThroughMemory, 98, 124, 172 WRMSR, 100, 174 XferTimeouts, 17 Yield, 30

ZeroTime, 28